Marvell Technology Logo

Marvell Technology

Digital IC design Engineer

Reposted 3 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
121K-182K Annually
Senior level
In-Office
Santa Clara, CA
121K-182K Annually
Senior level
The Digital IC Design Engineer will define micro-architectures, implement designs using RTL coding, collaborate with cross-functional teams, and support silicon bring-up processes.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As a Hardware Design Senior Staff Engineer with Marvell, you’ll be a member of the Custom compute and solutions group.
Our design team works on state-of-the-art datacenter and AI SOCs. As a member of the R&D team, you will design world-class hardware for the
industry's largest customers.
This team hires some of the biggest problem solvers in Silicon and has a huge impact on the work done at Marvell. The customers served by this team are
often other chip companies and big tech companies, familiar names to all candidates.

What You Can Expect

In this role, you will:

Define the micro-architecture of SoCs, including its blocks, cores, accelerators, and subsystems.

Work closely with the architecture, floor planning, backend, verification, DFT, STA teams, and other cross-functional teams to produce high-quality

hardware.

Develop and write micro-architectural specifications of the design.

Implement designs using good RTL coding and low power techniques.

Collaborate with the backend team to close on synthesis, place and route, and timing signoff.

Collaborate with the verification team on pre-silicon verification tasks such as reviewing test plans, coverage closure, and full-chip simulation debug.

Plan, scope, and time tasks with the project manager.

Work with post post-silicon group to resolve any lab issues and successfully bring up silicon.

Collaborate with the software team to ensure customer use cases requirements are met.

What We're Looking For

Bachelor’s degree in computer science, Electrical Engineering, or related fields, and 12+ years of related professional experience. Or a Master’s degree in

computer science, Electrical Engineering, or related fields with 10+ years of experience. Or a PhD in Computer Science, Electrical Engineering, or related

fields with 8+ years of experience.

To be successful in this role, you will need to be:

Fluent in System Verilog RTL coding techniques.

Familiar with modern SoC architectures and various interface technologies such as AXI, HBM, Ethernet, PCIe, and D2D.

Experience in micro-architecture of complex custom/ASIC products, focusing in one or more of the following areas: NPU, embedded processors,

DSP, graphics, and general-purpose microprocessors.

RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification.

Experience in implementation/timing closure for high-speed design.

Hands-on experience for all aspects of the chip-development process, with proficiency in front-end design tools and methodologies, is a plus.

Experience in designing high-speed (>1 GHz)/high-performance embedded processor SOC products is a plus.

Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable.

Expected Base Pay Range (USD)

121,400 - 181,800, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SA1

Top Skills

Axi
D2D
Ethernet
Hbm
Pcie
Perl
Python
Rtl
System Verilog
Tcl
Unix Shell
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

2 Days Ago
In-Office
7 Locations
190K-281K Annually
Senior level
190K-281K Annually
Senior level
Semiconductor
Design micro-architectures for PCIe/CXL subsystems, collaborate with cross-functional teams, and ensure quality hardware delivery for customers.
Top Skills: Pcie,Cxl,System Verilog,Python,Perl,Tcl,Unix Shell
Yesterday
In-Office
Santa Clara, CA, USA
147K-220K Annually
Senior level
147K-220K Annually
Senior level
Semiconductor
Oversee and mentor a team in developing and verifying RTL designs for CPU subsystems and associated data path circuits while managing design IP.
Top Skills: Eda ToolsPerlPythonRtl DesignShell ScriptSynthesis ToolsSystem VerilogTclTiming Analysis ToolsUnix/LinuxVerilog SimulatorVlsi Architecture
20 Days Ago
In-Office
Santa Clara, CA, USA
169K-253K Annually
Senior level
169K-253K Annually
Senior level
Semiconductor
As a Senior Principal Digital IC Design Engineer, you will develop ASICs, ensure design quality, and mentor junior engineers. Lead RTL development and collaborate on verification activities.
Top Skills: Cdc)Design CompilerEsun)I2CI3CMdioPciePhy/Mac Layer Communication Protocols (EthernetPrimetimeRtl DesignSmbusSpiSueSynthesisTiming ClosureUa LinkUnix-Based Eda Tools (VcsVerification

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account