DV - SoC

| South Bay
Sorry, this job was removed at 3:40 a.m. (PST) on Saturday, January 16, 2021
Find out who's hiring in South Bay.
See all Developer + Engineer jobs in South Bay
Apply
By clicking Apply Now you agree to share your profile information with the hiring company.

Join the most cutting-edge and well-funded hardware startup in Silicon Valley as an SOC Design Verification Engineer. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.

As a SOC Design Verification Engineer you will help set up methodologies, come up with test plans, and verify the design meets the highest quality standards. We believe in early involvement of DV, so you will also participate in architecture/product definition through early involvement in the product life-cycle.

Minimum qualifications

  • BA/BS degree in Electrical Engineering with 5+ years of practical experience
  • Strong fundamentals in digital ASIC verification; experience using Verilog or VHDL and Knowledge of PCIe Full Stack
  • Strong programmable language experience is required (one or more of Verilog, SystemVerilog, Perl, Python, Tcl Scripts, Makefile and/or C++)

Preferred qualifications

  • MS degree in Electrical Engineering; 7 years of practical experience
  • A good understanding of the complete verification life cycle (test plan, testbench through coverage closure)
  • Extensive knowledge in multiple testbench structures
  • Knowledge of FPGA and emulation platforms
  • Proficiency in UVM
  • PCIe/CXL support and compliance
  • Knowledge of assertion-based formal verification
  • Domain knowledge in one or more of these areas: fabric, memory controller, encryption, caches, coherence, MMU, high speed interfaces/protocols

Roles and Responsibilities

  • Define verification architecture, develop test plans and build verification environment
  • Work with design team to understand design intent and bring up verification plans and schedules
  • Verify SoC using advanced verification methodologies
  • Build agents and checkers from scratch
  • PCIe Full stack knowledge, UVM/SV
  • Perform and write test plan from design architecture specs and/or protocol standard
  • Debug test cases and report verification result to achieve expected code/functional coverage goal
  • Assist in emulation, FPGA, prototyping efforts
  • Assist in silicon bring-up, debug and characterization
Read Full Job Description
Apply Now
By clicking Apply Now you agree to share your profile information with the hiring company.

Location

Our company is located near the Mission College campus. With ample restaurants, shops and a movie theater walking distance from the entrance.

Similar Jobs

Apply Now
By clicking Apply Now you agree to share your profile information with the hiring company.
Learn more about NUVIA Inc.Find similar jobs