Marvell Technology Logo

Marvell Technology

Senior Staff Analog Design Engineer

Posted 18 Days Ago
Be an Early Applicant
In-Office
Irvine, CA
142K-210K Annually
Senior level
In-Office
Irvine, CA
142K-210K Annually
Senior level
The engineer will design and verify analog/mixed-signal circuits including ADCs, DACs, and PLLs for high-speed ICs, ensuring performance targets are met through innovative solutions and best practices.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Optical PHY (CE-OPHY) team designs high-speed and optical transceivers for communication infrastructure in long-haul, metro and datacenter. We address the bandwidth, capacity and power issues faced by cloud computing, mega data centers that powers the social media giant platforms. Our innovative approaches have resulted in the company’s products being first to market in many of key areas, developing the most advanced chips and subsystems solutions to address the ever-increasing demand of higher data rates driven by video-on demand, gaming and other real time data streams. We are seeking talented individuals to work on solving technical challenges with the most outstanding group of collaborators in the industry. Join our team of experts and make a difference in an exciting career opportunity.

What You Can Expect

As an Analog/Mixed-Signal IC Design Engineer, you will be part of a key team designing highly sophisticated CMOS transceiver/SERDES products.  Responsibilities would include implementation and verification of circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design verification using industry standard tools such as Spectre, MATLAB etc.

What We're Looking For

  • Hands-on experience in designing mixed signal circuits including ADCs, DACs, RX, TX, PLLs, Filters, Bandgap bias circuits, regulators, and other analog circuits.
  • Specialized depth and/or breadth of expertise.
  • Ability to apply innovative solutions to resolve complex issues.
  • History of identifying and developing best practices that deliver high-quality and effective solutions.
  • Strong knowledge on the deep sub-micron CMOS technologies.
  • Knowledge and experience on low power and high speed design techniques.
  • Excellent problem solving and analytical skills.
  • Strong knowledge on IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc.
  • Lab testing skills to evaluate the prototype unit to the design specification.
  • Completed a BS/MS/PhD degree in Electrical Engineering and 3+ years of related professional experience.

Expected Base Pay Range (USD)

141,900 - 210,010, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TD1

Top Skills

Cmos
Hsim
Matlab
Spectre
Spice
Verilog
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

9 Days Ago
In-Office
San Francisco, CA, USA
194K-270K Annually
Senior level
194K-270K Annually
Senior level
Artificial Intelligence • Software • Semiconductor
Design and verify high-speed SerDes cores and adaptive clock-data-recovery systems, ensuring robust performance in multi-standard interfaces. Mentor junior engineers and establish best practices in mixed-signal design.
Top Skills: Analog Ic DesignBert Eye-DiagrammingCmosEm ExtractionHigh-Speed ProbingIbis-AmiMixed-Signal VerificationRf Ic DesignTransient SimulationVerilog-A/Ams
9 Days Ago
In-Office
San Francisco, CA, USA
194K-270K Annually
Senior level
194K-270K Annually
Senior level
Artificial Intelligence • Software • Semiconductor
The role involves designing, validating, and implementing high-performance CMOS analog circuits. Responsibilities include analyzing performance and mentoring junior engineers.
Top Skills: Analog Circuit SimulationCmosEda ToolsLayout DesignSchematic Capture
2 Days Ago
In-Office
Santa Clara, CA, USA
140K-210K Annually
Senior level
140K-210K Annually
Senior level
Semiconductor
Design and verify high-speed analog and mixed-signal ICs including transceiver/SERDES products, focusing on circuits like PLL, ADC, and regulators.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account