Semtech Logo

Semtech

Sr. Embedded Firmware Design Engineer - Mixed-Signal ICs

Reposted 12 Days Ago
Be an Early Applicant
In-Office
San Diego, CA
130K-183K Annually
Senior level
In-Office
San Diego, CA
130K-183K Annually
Senior level
The Sr. Embedded Firmware Design Engineer designs and validates firmware systems for mixed-signal ICs, collaborating with cross-functional teams and mentoring junior engineers.
The summary above was generated by AI

Location: San Diego, CA (hybrid)

Our Team:

Semtech Corporation is a leading supplier of analog and mixed-signal semiconductors for high-end consumer, enterprise computing, communications, and industrial equipment. As our future market opportunities have increased in recent years, we have continued to invest in disruptive analog platforms and have created innovative new solutions for a wide range of leading edge products.

The Sensing Product Group located in our San Diego office has unique expertise in system level platform solutions for Sensing Products including Touch & Proximity. These are leading edge low power touch-interface solutions integrated with highly accurate ADCs for enhanced sensing performance. These ultra-small, feature-rich sensing systems are optimized for a wide range of battery-powered, portable applications such as smartphones, laptops, tablets, wearables, handheld devices and other consumer or ITA control applications.

Job Summary:

The Sr. Embedded Firmware Design Engineer is responsible for designing, developing and validating a variety of firmware-based systems and functions. Ahead of detailed design, the Sr. Embedded Firmware Design Engineer will actively participate in the definition of the chip, systems, and blocks including interactions with application, system, digital hardware, analog, and cross functional teams.

The role also includes innovation & technical leadership, mentoring and supervision of junior engineers, pre-silicon and post-silicon validations or their supervision, support to application and production test engineers, and definition of test methodology.

Responsibilities:

  • Define, develop, verify and optimize embedded firmware for low-power mixed-signal circuits. Design embedded firmware functions, sub and full systems, from specification definition to support to production. Implement testability and diagnosis features to support hardware testing. Generate technical documentation and drive design reviews. (30%)
  • Define and implement pre-silicon simulation validation, unit and regression testing, debug, emulation, and FPGA prototyping. Support top verification. (20%)
  • Specify and implement systems and digital hardware-firmware architectures, from top-level specification analysis to system and firmware optimization. Evaluate and specify CPU/micro-controller selection and ROM/RAM memory sizing based on system requirements and constraints. (20%)
  • Support silicon lab evaluation, performance characterization and debug. Provide comprehensive post-silicon customer technical support, RMA analysis and field issue resolution. (10%)
  • Interface with system, digital hardware, analog, verification and cross functional teams. (10%)
  • Mentor and supervise junior engineers. (5%)
  • Technical support to test, product and application engineers. (5%)

Minimum Qualifications:

  • 10+ years of industry experience in embedded firmware for mixed-signal integrated circuits
  • B.S. or M.S. in Electrical or Computer Engineering
  • Strong analytical, synthesis and problem solving skills
  • In-depth knowledge and experience in firmware development for mixed-signal ICs, HW-SW architectures and co-design, real-time embedded systems, data path, signal processing, system trade-offs (power, speed, hardware resources, area)
  • Strong background with MCU based systems (ARM, RISC-V, PIC, STM32), architecture, and instruction set
  • Proficiency in C/C++ and assembly language programming, scripting languages (Python), debugging capabilities, and industry leading embedded software suites (IDE)
  • Experience with bare-metal firmware development and real-time embedded systems.
  • Design for test experience including implementation of testability and diagnostic features.
  • Experience with configurations, version control, release management, integration, unit and regression testing
  • Demonstration of technical leadership and innovation
  • Experience with standard hardware protocols (I2C, I3C, SPI, MIPI, JTAG, PCIe)
  • Hands-on experience with development boards, FPGAs, logic analyzers, oscilloscopes, supplies, multimeters and the associated measurement methods
  • Independent, self-motivated, rigorous, innovating, team player and able to follow through
  • Excellent verbal and written communication skills
  • Knowledge of system-level aspects: signal processing, mixed-signal, digital hardware, analog, modelling, test and application

Desired Qualifications

  • Experience with system/digital design methods & tools, Matlab, SV/Verilog/VHDL etc.
  • Experience with consumer and/or ITA market circuit developments

The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.

All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.

We are proud to be an EEO employer M/F/D/V. We maintain a drug-free workplace.

A reasonable estimate of the pay range for this position is $130,000 - $183,206.  There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee’s total compensation package.

#LI-hybrid

#LI-RB1

Top Skills

Arm
Assembly Language
C/C++
I2C
I3C
Jtag
Mipi
Pcie
Pic
Python
Risc-V
Spi
Stm32

Semtech San Jose, California, USA Office

2580 N 1st St, San Jose, CA, United States, 95131

Similar Jobs

3 Hours Ago
Hybrid
4 Locations
116K-159K Annually
Mid level
116K-159K Annually
Mid level
Fintech • Machine Learning • Payments • Software • Financial Services
The Content Designer will create innovative content strategies and designs that enhance user experiences, leveraging collaboration and problem-solving skills to meet customer and business needs.
Top Skills: Figma
4 Hours Ago
Hybrid
4 Locations
90K-90K Annually
Internship
90K-90K Annually
Internship
Artificial Intelligence • Healthtech • Professional Services • Analytics • Consulting
Collaborate with teams to implement technology solutions, translating business problems into technical designs, and supporting project completion through various development methodologies.
Top Skills: AWSAzureDatabricksPower BIPythonSnowflakeSparkSQLTableau
13 Hours Ago
Remote or Hybrid
California, USA
76K-90K Annually
Junior
76K-90K Annually
Junior
Cloud • Fintech • Information Technology • Machine Learning • Software • App development • Generative AI
The Mid-Market Sales Executive is responsible for selling BlackLine's SaaS platform, managing pipeline, achieving sales quotas, and developing client relationships.
Top Skills: Finance/Accounting SoftwareSaaSSalesforce

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account