Marvell Technology Logo

Marvell Technology

Design Verification, Staff Engineer

Sorry, this job was removed at 05:40 p.m. (PST) on Monday, Feb 17, 2025
Be an Early Applicant
Toronto, ON
Toronto, ON

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.

What You Can Expect

  • As ASIC design verification engineer you will be responsible for the design, verification and evaluation of digital circuits in high-speed data communication ICs.
  • You will be involved in verification plan development, test environment setup, modeling, testcase development and execution.
  • Perform design verification for various SerDes IPs with data rates from 10Gbps to 224Gbps across different applications.
  • Utilize and enhance the UVM DV environment.
  • Improve design methodology and workflow for greater efficiency.
  • Collaborate with Analog, DSP, Digital Design, Firmware, and Application Engineering teams to deliver competitive SerDes IP solutions across product lines.
  • Provide support to product teams, both pre-silicon and post-silicon.

What We're Looking For

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or related fields with 4+ years of relevant experience, or a Master’s/PhD with 2+ years of relevant experience
  • Proficient in fundamental concepts of digital logic design
  • Knowledgeable in ASIC verification flows and methodologies
  • Skilled in Verilog, SystemVerilog, and UVM
  • Proficient in UNIX Shell scripting (Csh, Bash)
  • Experience with Verification IPs (VIPs)
  • Experience with formal verification techniques
  • Understanding of low power design principles
  • Knowledge of MATLAB and C/C++ system simulation and evaluation
  • Experience with DSP function hardware implementation
  • Strong skills in Perl and Python scripting
  • Excellent communication skills, team collaboration abilities, and a motivated attitude for contributing to a highly skilled design verification team.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

#LI-AB1

HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

6 Days Ago
Toronto, ON, CAN
Senior level
Senior level
Artificial Intelligence • Hardware • Machine Learning • Software • Semiconductor
As a Design Verification Engineer at Lightmatter, your role involves collaborating with digital design experts to rigorously verify designs using UVM testbench techniques, developing comprehensive test plans, and applying various verification methods to ensure design integrity in a dynamic team environment.
7 Days Ago
Hybrid
2 Locations
Senior level
Senior level
Artificial Intelligence
The Senior Staff Design Verification Engineer will verify new hardware blocks and sub-systems, develop and maintain verification environments, and collaborate with design engineers to meet project goals. Responsibilities include creating test cases and ensuring designs meet performance requirements.
Top Skills: AmbaAssemblyCC++Coverage AnalysisDdrHbmLinuxLpddrObject Oriented ProgrammingPci Express Gen4-6PerlPythonRtl Design VerificationSimulationSvSystemverilogTest Bench DevelopmentTest Plan DevelopmentUcieUvmVerilog
8 Days Ago
Toronto, ON, CAN
Mid level
Mid level
Semiconductor
As a Design Verification Engineer at Marvell, you'll develop and execute verification plans for high-speed digital circuits, specifically in SerDes IPs. Responsibilities include test environment setup, modeling, and collaboration with cross-functional teams to enhance design methodologies and support both pre and post-silicon product teams.
Top Skills: BashC/C++CshMatlabPerlPythonSystemverilogUnix Shell ScriptingUvmVerification IpsVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account