Top Tech Jobs & Startup Jobs in San Francisco Bay Area, CA

YesterdaySaved
In-Office or Remote
7 Locations
249K-348K Annually
Senior level
249K-348K Annually
Senior level
Aerospace
Design and implement SDN-based network architecture for a multi-orbit satellite constellation. Develop routing, topology management, fast-reroute, traffic engineering, telemetry/observability, and self-healing control-plane/data-plane solutions optimized for latency, power, and mobility. Collaborate with RF and silicon teams and mentor junior engineers.
Top Skills: AsicBgpFpgaInter-Satellite Links (Isl)Is-IsOpenflowOspfP4Packet ProcessingSdnSegment RoutingSr-MplsSrv6Telemetry
YesterdaySaved
In-Office or Remote
7 Locations
207K-290K Annually
Senior level
207K-290K Annually
Senior level
Aerospace
Design and implement SDN and routing solutions for a multi-orbit satellite constellation: routing, topology management, fast-reroute, telemetry-driven self-healing, packet forwarding, and observability. Collaborate with RF and silicon teams and mentor junior engineers.
Top Skills: AsicBgpFpgaIn-Band TelemetryIs-IsOpenflowOspfOut-Of-Band TelemetryP4Packet ProcessingProgrammable Data PlanesSdnSegment RoutingSr-MplsSrv6
YesterdaySaved
In-Office or Remote
7 Locations
207K-290K Annually
Mid level
207K-290K Annually
Mid level
Aerospace
Design, implement, and test MAC control-plane software for satellite links, including TDMA/DAMA scheduling, QoS, link-state machines, hardware integration (PHY, FPGAs, modems), and simulation/testing to validate performance under mobility and failure scenarios.
Top Skills: CC++DamaDpdkDspEbpfFpgaLinuxMatlabModemNs-3OfdmaPythonReal-Time LinuxRtosSocTdmaVpp
YesterdaySaved
In-Office or Remote
7 Locations
249K-348K Annually
Senior level
249K-348K Annually
Senior level
Aerospace
Design and implement MAC control-plane software for satellite point-to-point and point-to-multipoint links. Develop schedulers, admission-control, state machines, QoS, flow control, and link-adaptation logic. Define interfaces to PHY/modem/hardware, evaluate centralized vs. distributed architectures, build simulation and test capabilities, and lead development through hardware integration, qualification, and deployment.
Top Skills: ArqCC++DamaDpdkDspEbpfFpgaHardware Packet-Processing EnginesHarqLinuxMatlabModemNs-3OfdmaPhyPythonReal-Time LinuxRtosSocTdmaVpp
YesterdaySaved
In-Office or Remote
7 Locations
165K-231K Annually
Senior level
165K-231K Annually
Senior level
Aerospace
Lead design and implementation of multi-threaded embedded C/C++ software for Linux/RTOS/bare-metal on multi-core SoCs. Develop drivers and data/control plane functions for RF, antenna, and optical systems; integrate software with hardware, debug using SW/HW tools, champion CI/CD and TDD, and mentor junior engineers. Collaborate across teams to ensure performance, reliability, and secure high-speed data handling for space-based communications.
Top Skills: AgileAntenna SystemsBare-MetalCC++CanCi/CdCoresightEncryptionEthernetI2CI3CInterlakenJ-LinkJ-TraceJesdJtagLauterbach/Trace32LinuxLinux NetworkingMulti-Core SocOptical SystemsPcieRf TransceiversRtosSatellite CommunicationsScaled AgileSpiSwdTest-Driven Development (Tdd)
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
Reposted 2 Days AgoSaved
In-Office or Remote
7 Locations
317K-444K Annually
Senior level
317K-444K Annually
Senior level
Aerospace
Lead the development of satellite communications ground systems, managing hardware, software, and systems engineering teams from concept to production.
Top Skills: Embedded SystemsFirmwareHigh-Speed Digital DesignLinux-Based Embedded PlatformsRf User Terminals
3 Days AgoSaved
In-Office or Remote
7 Locations
249K-348K Annually
Senior level
249K-348K Annually
Senior level
Aerospace
Design, implement, and operate visualization software for a dynamic satellite and terrestrial network. Build geospatial and graph-based views, backend services and APIs, data delivery mechanisms, playback and event-reconstruction tools, and tools for tracing, filtering, and investigating network state and incidents. Partner with network and systems engineers to optimize performance, security, observability, and resilience.
Top Skills: APIsCesiumCytoscape.JsD3.JsDeck.GlEvent-Driven SystemsGraphvizIp NetworkingJavaScriptMapboxNetwork TelemetryReactRoutingSdnSigma.JsStreaming DataThree.JsTypescriptWebgl
3 Days AgoSaved
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead end-to-end technical programs for satellite communications systems, coordinating multidisciplinary teams (RF, ASIC/FPGA, embedded software, hardware, mechanical, manufacturing). Manage schedules, risks, vendors, prototypes, integration, validation, NPI, production ramp, and executive reporting while ensuring cross-functional alignment of requirements, interfaces, and deliverables.
Top Skills: AsicConfluenceDigital HardwareEmbedded SoftwareEmc TestingFpgaJIRALink BudgetsMicrosoft ProjectPcbRf SystemsSilicon
3 Days AgoSaved
In-Office or Remote
7 Locations
192K-269K Annually
Senior level
192K-269K Annually
Senior level
Aerospace
Develop and own end-to-end, high-fidelity simulation frameworks for large multi-beam phased-array satellite communication systems. Model digital/hybrid beamforming, array performance, RF impairments, satellite geometry, and link budgets. Perform Monte Carlo and corner-case analysis, generate coverage/SINR maps, evaluate architecture tradeoffs, and translate results into antenna, RF, and digital implementation requirements. Collaborate with cross-functional teams and support correlation with hardware measurements and system testing.
Top Skills: 3Gpp5GAntenna ArraysAsicBeamformingC/C++CudaFpgaGpuMatlabOfdmPhased ArraysPythonRf
3 Days AgoSaved
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug.
Top Skills: AssertionsBchBeamformingCdcDftDspEmulationFecFormal VerificationHigh-Speed Interface VerificationLdpcPost-Silicon DebugPrototypingRdcRtlSystemverilogUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account