Teams at Cystems Logic Inc

Performs RTL synthesis, optimization, floorplanning, netlist analysis, and timing closure for complex ASIC and SoC designs. The engineer collaborates with RTL, architecture, verification, and physical design teams to optimize performance, power, area, congestion, and implementation efficiency. The role also contributes to design reviews and process improvements while supporting advanced technology-node designs.