E-SPACE Logo

E-SPACE

5G Core System Engineering Lead

Reposted Yesterday
Be an Early Applicant
In-Office
Saratoga, CA, USA
180K-220K Annually
Expert/Leader
In-Office
Saratoga, CA, USA
180K-220K Annually
Expert/Leader
Lead end-to-end 5G Core system architecture for a LEO satellite operator: define interfaces and ADRs, decompose requirements across AMF/SMF/UPF/UDM/PCF/AUSF/CHF/NEF, drive trade studies, tune core parameters for satellite constraints, specify back-end integrations (charging, SIM provisioning, OSS/BSS), and set system acceptance criteria aligned with 3GPP Rel-17/18.
The summary above was generated by AI
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!

E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

We are looking for a 5G Core System Engineering Lead to own end-to-end system design and interface definition for E-Space's satellite 5G Core network. This role sits at the architecture level: you will decompose requirements across the full core service chain, define interfaces and information flows at every boundary, and drive the trade-offs that are unique to a satellite operator — session continuity across dynamic links, SIM management, OSS/BSS, charging and policy, and subscription management for a globally mobile user base. You will translate those trade-offs into concrete architectural decisions and drive them to closure across software, platform, and back-end engineering teams.

What you will do:

  • Own end-to-end 5G Core system architecture across the full service chain — AMF, SMF, UPF, UDM, PCF, AUSF, CHF, NEF — and produce architecture decision records (ADRs), system decomposition documents, and interface specifications that serve as the engineering source of truth.
  • Define and own interface specifications at every core domain boundary: interfaces between network functions, Nx reference points, UPF-to-data-network anchoring, and integrations with back-end platforms including charging, billing, and SIM provisioning.
  • Drive system-level trade-off analyses across competing constraints, latency-aware timer and retransmission parameter tuning, and complexity vs. flexibility trade-offs in policy and charging architecture.
  • Analyse how satellite-imposed constraints propagate into core design decisions.
  • Lead call-flow design for key 5G Core procedures in the satellite context.
  • Define requirements and interface contracts for back-end platform integration: CDR generation and CHF interface, SIM provisioning and UDM data model, BSS/OSS integration points.
  • Evaluate build-vs-buy options for core network functions and platform components; produce structured trade studies with quantified criteria covering performance, standards conformance, operational complexity, and cost.
  • Define system-level acceptance criteria and performance benchmarks — session setup latency, registration success rate, charging accuracy, failover recovery time — and coordinate with the integration lab team to ensure test coverage matches architecture scope.
  • Maintain alignment with 3GPP Rel-17/18 core specifications (SA2, SA5, CT4); identify where standard assumptions diverge from satellite operational constraints and drive resolution.

What you bring to this role:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Science, or a related field.
  • 12+ years in system or network engineering, with deep focus on 5G SA Core or LTE EPC architecture.
  • Strong command of 3GPP 5G Core architecture: NAS protocols, SBI service interfaces, N-reference points, and session, policy, and charging management across AMF, SMF, UPF, UDM, PCF, AUSF, and CHF.
  • Demonstrated experience authoring interface specifications, system requirement documents, and trade study reports in a multi-team engineering environment.
  • Understanding of how network-layer constraints propagate into core protocol behaviour and how to address them through parameter tuning or architectural adaptation.
  • Experience with charging and policy architecture.
  • Proven ability to drive architecture decisions to closure across software, platform, and back-end engineering teams.
  • Strong written communication; able to produce precise interface specifications and trade-off analyses that stand on their own.

Bonus points for the following:

  • Experience with 3GPP NTN core adaptations (Rel-17/18): satellite access node (SAN) architecture, timer and window parameter adaptation for high-latency links, or UPF placement in non-terrestrial topologies.
  • Background in MVNO core architecture: roaming interfaces (N32/SEPP, Diameter S6a/S9), multi-PLMN federation, MVNO interconnect, or eSIM/SM-DP+ integration.
  • Familiarity with 3GPP SA2/CT4 specifications or direct standards contribution experience.
  • Experience with NEF or network exposure APIs and B2B API gateway architecture.
  • Background in SIM provisioning platforms, subscription management, or UDM/HSS data modelling.
  • Experience in a startup or fast-paced R&D environment where architectural decisions move at product speed.

This is a full time, exempt position, based out of our Arlington, TX office. 
 
The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience. 
 
We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.
 
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.  The Company is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E-Space is right for you:

As a member of our team, you will play a crucial role in driving our success.  Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals.  In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.  

We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:

• An opportunity to really make a difference
• Sustainability at our core
• Fair and honest workplace
• Innovative thinking is encouraged
• Competitive salaries
• Continuous learning and development
• Health and wellness care options
• Financial solutions for the future
• Optional legal services (US only)
• Paid holidays
• Paid time off

Similar Jobs

3 Hours Ago
In-Office
Mid level
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and implement high-performance Verilog/SystemVerilog RTL for HBM digital blocks. Define micro-architecture, optimize area/power/performance, address CDC/RDC and timing, apply low-power methodologies (CPF/UPF, clock gating), support synthesis/STA/SDC, collaborate with verification/DFT/physical design, and assist post-silicon debug and verification closure.
Top Skills: CdcClock GatingCpfLevel ShiftersLinuxMulti-Domain PartitioningPerlPythonRdcSdc ConstraintsStatic Timing Analysis (Sta)SynthesisSystemverilogUpfVerilog
Entry level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop, enhance, and support CAD/EDA tools and flows for NAND, DRAM, and HBM designs; provide production support, documentation, training, and collaborate across design, process, and vendor teams. Apply CAD software engineering and AI/ML techniques to improve automation, productivity, and design quality.
Top Skills: AICC++Cad ToolsCmosEda ToolsIc Design Cad ToolsJavaLayoutLinuxLispMachine LearningPerlPythonSchematic CaptureShell ScriptingSimulationSkillUnixVerificationVisual Basic
3 Hours Ago
Remote or Hybrid
45K-85K Annually
Junior
45K-85K Annually
Junior
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Handle inbound and warm sales leads remotely, consult customers on insurance needs, match products and coverages, close sales, complete paid training and obtain Property & Casualty license, work scheduled shifts including one weekend day, and meet remote workspace and connectivity requirements.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account