1X Technologies Logo

1X Technologies

AI Research Engineer - Scaling

Reposted 21 Days Ago
Be an Early Applicant
In-Office
San Carlos, CA, USA
180K-300K Annually
Mid level
In-Office
San Carlos, CA, USA
180K-300K Annually
Mid level
The AI Research Engineer will design and build scalable infrastructure for large-scale training and inference, optimizing performance and throughput for humanoid robots.
The summary above was generated by AI

AI Research Engineer, Scaling | Infrastructure

Location: Palo Alto, CA (on-site)

About 1X

We build humanoid robots that work alongside people to solve labor shortages and create abundance.

The Role

As a Research Engineer focused on Scaling, you will design and build robust infrastructure to support large-scale training, evaluation, and deployment across 1X’s fleet of robots. You will transform experimental systems into production-grade platforms optimized for throughput, latency, and performance across both datacenter and edge environments. Your work will be pivotal in enabling high-efficiency learning and inference, directly shaping the performance of our general-purpose humanoid robots.

You Will

  • Own and lead scaling of distributed training and inference systems

  • Ensure compute resources are optimized to make data the primary constraint

  • Enable massive training runs (1000+ GPUs) using robot data, with robust fault tolerance, experiment tracking, and distributed operations

  • Optimize inference throughput for datacenter use cases such as world models and diffusion engines

  • Reduce latency and enhance performance for on-device robot policies using techniques such as quantization, scheduling, and distillation

Must Have

  • Strong programming experience in Python and/or C++

  • Deep intuitive understanding of training and inference speed bottlenecks and scaling laws

  • A mindset aligned with extremely high scaling: belief that scale is foundational to enabling humanoid robotics

  • Degree in Computer Science or a related field

  • Experience with distributed training frameworks (e.g., TorchTitan, DeepSpeed, FSDP/ZeRO), multi-node debugging, and experiment management

  • Proven skills in optimizing inference performance using graph compilers, batching/scheduling, and serving systems like TensorRT or equivalents

  • Familiarity with quantization strategies (PTQ, QAT, INT8/FP8) and tools such as TensorRT and bitsandbytes

  • Experience developing or tuning CUDA or Triton kernels with understanding of hardware-level optimization (vectorization, tensor cores, memory hierarchies)

Benefits & Compensation

  • Salary Range: $180,000 – $300,000 + Equity

  • Health, dental, and vision insurance

  • 401(k) with company match

  • Paid time off and holidays

Equal Opportunity Employer

1X is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, gender, gender identity or expression, sexual orientation, national origin, ancestry, citizenship, age, marital status, medical condition, genetic information, disability, military or veteran status, or any other characteristic protected under applicable federal, state, or local law.

HQ

1X Technologies Palo Alto, California, USA Office

Palo Alto, California , United States, 94303

Similar Jobs

An Hour Ago
In-Office
San Jose, CA, USA
145K-246K Annually
Senior level
145K-246K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Design Integration Lead will coordinate chip integration activities, optimize performance, and work collaboratively with multiple teams to advance NAND Flash memory solutions.
Top Skills: Circuit Simulators (XaElectrical Engineering PrinciplesFinesim)HsimHspiceNand Flash Memory
An Hour Ago
In-Office
146K-297K Annually
Mid level
146K-297K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The HBM Design Architect designs and analyzes digital and analog circuits for advanced HBM products, optimizing performance and functionality.
Top Skills: Cmos Circuit DesignFinesimHspice
An Hour Ago
In-Office
San Jose, CA, USA
122K-302K Annually
Senior level
122K-302K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Engineer will support LPDDR customer enablement, collaborating with engineers for product evaluation, debugging, and documentation preparation.
Top Skills: DramLpddr

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account