d-Matrix Logo

d-Matrix

Analog Design Engineer, Staff

Reposted 5 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
155K-250K Annually
Senior level
In-Office
Santa Clara, CA
155K-250K Annually
Senior level
Design analog-mixed signal integrated circuits, optimize for low power performance, and collaborate on silicon bring up and debugging.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Location:

Hybrid, working onsite at our Santa Clara, CA headquarters 3 days per week.

The role: Analog Design Engineer, Staff

What you will do:

Analog-mixed signal integrated circuit design using (but not limited to) common circuit design tools from Cadence and Synopsis. Design state of the art in-memory-compute engine for artificial intelligence accelerator and Die-Die serial interface for scale-out.

Job scope includes schematic circuit design, system level performance analysis, design test benches for simulations and verifications, guide layout engineers on layout in deep sub-micron process nodes from 7nm and below, and to optimize design and layout to achieve low power design performance over process-voltage-temperature corners and six-sigma Monte-Carlo yield analysis.  

  • Independent minor layout tweaks when necessary.

  • Work with backend engineers on integration of design/layout. 

  • Provide model of circuit for backend verification. 

  • Participate in testboard design for silicon bring up and bench debug or characterization. 

  • To build scripts for silicon bring up and test features.  

What you will Bring:

  • Completed a BS/MS/PhD Preferred degree in Electrical Engineering and 7 + years of related professional experience in high-speed circuit design blocks such as Phase Interpolator, Clocking, PLL designs

• Experience and knowledge of Schematic Capture, Spice Simulations and running Monte-Carlo simulations

• Experience and knowledge of Circuit Layout, Extraction and running back-annotated simulations

• Experience with Channel modeling using Matlab or other tools.

• Participation and contribution in Standard bodies is a plus.

• Must have effective interpersonal and teamwork skills.

• Proficiency in working with cross functional and cross site teams.

• Excellent communication skills

• Demonstrates good analysis and problem-solving skills.

• Must have the ability to multi-task in a fast-paced environment

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Top Skills

Cadence
Synopsis
HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

9 Minutes Ago
In-Office
Irvine, CA, USA
127K-187K Annually
Mid level
127K-187K Annually
Mid level
Semiconductor
Design and verify mixed signal circuits like PLL, DLL, ADC, regulators, and amplifiers while utilizing CAD tools to meet performance targets.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
10 Minutes Ago
In-Office
Irvine, CA, USA
150K-221K Annually
Mid level
150K-221K Annually
Mid level
Semiconductor
Design and verify CMOS transceivers/SERDES products. Responsibilities include circuits like PLL, ADC, and amplifiers, utilizing standard IC design tools.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
10 Minutes Ago
In-Office
Irvine, CA, USA
127K-187K Annually
Mid level
127K-187K Annually
Mid level
Semiconductor
Design and verify mixed signal circuits such as ADCs, DACs, and PLLs within a team environment, focusing on high-performance transceiver products.
Top Skills: AdcBandgap Bias CircuitsCmosDacFiltersHsimMatlabPllRegulatorsSpectreSpiceVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account