d-Matrix Logo

d-Matrix

Staff Analog Design Engineer

Reposted One Month Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
155K-250K Annually
Senior level
Hybrid
Santa Clara, CA, USA
155K-250K Annually
Senior level
Design analog-mixed signal integrated circuits, optimize for low power performance, and collaborate on silicon bring up and debugging.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Role Overview

d-Matrix is looking for a Staff Analog Design Engineer to lead analog-mixed signal IC design for our next-generation AI inference accelerators. This role owns circuit design for two critical subsystems: our in-memory-compute engine and the die-to-die serial interface that enables scale-out. You will drive design from schematic through silicon bring-up, guiding layout engineers working in deep sub-micron process nodes (7nm and below) and ensuring designs meet low-power performance targets across process-voltage-temperature corners. You will partner closely with layout engineers, backend/digital integration teams, and cross-site colleagues to deliver silicon-ready designs. This is a high-impact role for someone who wants to shape the analog foundations of state-of-the-art AI hardware.

What You Will Do
  • Design analog-mixed signal circuits using industry-standard tools such as Cadence and Synopsys

  • Develop schematic-level circuit designs and conduct system-level performance analysis

  • Build test benches to support simulation and verification, including Monte Carlo yield analysis across PVT corners

  • Guide layout engineers on circuit layout in deep sub-micron process nodes (7nm and below), including hands-on minor layout adjustments as needed

  • Partner with backend engineers to integrate design and layout, and provide circuit models to support backend verification

  • Support testboard design for silicon bring-up, bench debug, and characterization

  • Build scripts to support silicon bring-up and test feature validation

What You Will Bring
  • BS, MS, or PhD in Electrical Engineering with 5+ years of related professional experience in high-speed circuit design (e.g., phase interpolators, clocking, PLL design)

  • Experience with schematic capture, SPICE simulation, and Monte Carlo simulation

  • Experience with circuit layout, extraction, and back-annotated simulation

  • Experience with channel modeling using MATLAB or similar tools

  • Strong cross-functional communication and collaboration skills, with the ability to work effectively across distributed, cross-site teams

  • Strong analytical and problem-solving skills, with the ability to manage multiple priorities in a fast-paced environment

Preferred Qualifications

We'd be excited about candidates with deep expertise in any one of the following areas:

  • SerDes verification & characterization — building/maintaining analog verification infrastructure (testbenches, regressions, Monte Carlo campaigns), migrating blocks across process nodes, or reliability analysis (EM, IR drop, ESD/latch-up)

  • Clocking & CDR — ownership of a low-jitter PLL, phase interpolator, or CDR loop through silicon at 25 Gbps+ per lane, including bang-bang/baud-rate/DSP-assisted CDR architectures

  • TX/RX datapath — high-speed driver or receive front-end design (CTLE, VGA, samplers), DFE/FFE equalization, or PAM4/DSP-based receiver architectures

  • Die-to-die interconnect experience (UCIe, BoW, or proprietary D2D PHY), familiarity with relevant specs (OIF CEI-112G/224G, IEEE 802.3, PCIe Gen6/7), or standards body participation

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

5 Days Ago
In-Office
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and validate high-performance broadband analog and mixed-signal circuits for optical and electrical receiver and transmitter chips. Responsibilities include developing CMOS and BiCMOS circuits, analog front ends, TIAs, drivers, regulators, sensors, and related circuitry; supporting tapeout, laboratory evaluation, post-silicon validation, qualification, production transition, and customer support.
Top Skills: AdsAnalog EqualizersBicmosBroadband Analog CircuitsFinfet CmosMatlabMixed-Signal CircuitsSilicon PhotonicsSpectreTransimpedance Amplifiers
24 Days Ago
In-Office
175K-200K Annually
Senior level
175K-200K Annually
Senior level
Semiconductor • Manufacturing
Leads analog architecture and design for complex ATE ICs, including circuit development, schematic and layout reviews, verification, mixed-signal simulation, silicon bring-up, characterization, and debugging. Provides technical leadership across projects, mentors engineers, establishes design standards, and collaborates with engineering, product, and customer teams to guide future product direction.
Top Skills: Analog And Mixed-Signal Eda ToolsAnalog CmosAte IcsFeedback SystemsMixed-Signal SimulationStability Analysis
27 Days Ago
In-Office
Santa Clara, CA, USA
150K-250K Annually
Senior level
150K-250K Annually
Senior level
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills: AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account