Neuralink Logo

Neuralink

Analog IC Design and Verification Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
South San Francisco, CA, USA
125K-291K Annually
Senior level
In-Office
South San Francisco, CA, USA
125K-291K Annually
Senior level
The engineer designs analog and mixed-signal chips, manages layout processes, oversees verification plans, and runs complex simulations. Also responsible for guiding junior staff and consulting with users and vendors for alignment on project goals.
The summary above was generated by AI

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Team Description:

The Brain Interfaces SoC Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

The engineer will be responsible for analog and mixed-signal chip design, from circuit design to layout and verification. Other responsibilities include:

  • Design analog circuit building blocks and subsystems in transistor-level to achieve a variety of challenging noise, mismatch, distortion, power consumption, and cost requirements while satisfying top-level specifications
  • Works with layout teams to oversee block-level layout of multiple blocks
  • Planning and execution of analog verification plan for portion of IP or chip and runs complex simulations and analyses (e.g., power, performance, linearity, yield) on designs
  • Designs, programs, and runs complex tests and reviews tests of junior team members; ensures bugs and other issues are identified and appropriately analyzed
  • Consults with internal or external users and third-party vendors to guide implementation and ensure alignment with their needs and goals

Required Qualifications:

  • Bachelor of Science degree and additional experience in a related technical field for at least 5 years after receiving the BS degree
  • Minimum 5 years of experience in analog/mixed-signal integrated CMOS circuit design for a specific area (e.g., delta-sigma ADC, SAR ADC, DAC, VCO, PLL, DLL, Audio CODEC and Class D audio amplifier, high speed PHY & SERDES) with a successful track record of silicon validation
  • The ideal candidates are people who get excited about building things, are highly analytical, and enjoy tackling new problems regularly

Preferred Qualifications:

  • Masters or PhD in electrical engineering, physics, or other related fields
  • Experience with design for high-volume production
  • Experience in lab testing of high-precision analog and mixed-signal ICs
  • Functional modeling experience and logic verification with Verilog AMS and SystemVerilog
  • Experience in design and layout with advanced CMOS FinFET technologies
  • Skills in scripting and automation for complex simulation scenarios

Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range:
$125,000—$291,000 USD

What We Offer:

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded
HQ

Neuralink Fremont, California, USA Office

Fremont, CA, United States

Similar Jobs

2 Minutes Ago
Easy Apply
Remote or Hybrid
Santa Clara, CA, USA
Easy Apply
152K-190K Annually
Junior
152K-190K Annually
Junior
Cloud • Information Technology • Security • Software • Cybersecurity
Design, train, fine-tune, optimize, and deploy large-scale machine learning systems for cloud security use cases. Build end-to-end ML pipelines, develop transformer and embedding models, productionize open-weight language models, and optimize inference for latency, cost, and quality. Architect resilient ML services across AWS and GCP using cloud-native microservices while collaborating with engineering teams on AI strategy and solving complex problems involving massive datasets.
Top Skills: AWSDeep LearningGCPHugging FaceJaxLarge Language ModelsLoraMicroservicesOnnx RuntimePeftPythonPyTorchQloraTensorFlowTensorrt-LlmTransformer ModelsVllm
2 Minutes Ago
In-Office
129K-194K Annually
Senior level
129K-194K Annually
Senior level
Aerospace • Artificial Intelligence • Machine Learning • Robotics • Software • Defense Technology
Design end-to-end human-machine interfaces for UAV ground control station software. Create wireframes, high-fidelity mockups, and interactive prototypes in Figma; apply human factors principles for real-time data visualization, conduct usability testing and simulations, and collaborate with engineers, pilots, and human factors experts to maintain scalable design systems.
Top Skills: Adobe Creative CloudFigmaFramerPrinciple
3 Minutes Ago
Hybrid
128K-209K Annually
Senior level
128K-209K Annually
Senior level
Artificial Intelligence • Cloud • Internet of Things • Software • Cybersecurity • Industrial • Industrial Equipment
Designs, develops, and integrates simulation and digital twin capabilities for autonomous construction robotics. Builds high-fidelity 3D scenes, sensor simulations, and Omniverse-based pipelines using C++ and Python. Integrates simulation models with data systems, optimizes large-scale workflows, develops validation frameworks, and connects simulations to real-time visualization and operator experiences. The role also evaluates emerging tools, reduces the real-to-sim gap using machine data, and leads technical planning and mentoring.
Top Skills: Ansys Twin BuilderC++CarlaCloud ComputingCosmoDassault 3DexperienceDigital TwinsDistributed Simulation PipelinesIsaac SimLidarNewtonNvidia OmniverseNvidia WarpOmniverse KitPlant SimulationPythonRadarReal-Time SimulationSiemens NxTeamcenterUnityUnreal EngineUsd

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account