Broadcom Logo

Broadcom

Analog Mixed-Signal Design Engineer

Sorry, this job was removed at 08:10 p.m. (PST) on Tuesday, May 27, 2025
Be an Early Applicant
In-Office
San Jose, CA, USA
119K-190K Annually
In-Office
San Jose, CA, USA
119K-190K Annually

Similar Jobs

8 Days Ago
In-Office
San Jose, CA, USA
110K-300K Annually
Senior level
110K-300K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Software
The engineer will design analog integrated circuits, conduct simulations and validations, collaborate with teams, mentor juniors, and document specifications.
Top Skills: CadenceCmosEda ToolsMentor GraphicsSynopsys
19 Days Ago
Hybrid
San Jose, CA, USA
Mid level
Mid level
Big Data • Cloud • Hardware • Software
The Analog/Mixed Signal Design Engineer will design and optimize analog circuits, collaborate with teams, and validate circuit performance while maintaining quality standards.
Top Skills: CadenceMatlabSpiceVerilogVhdl
8 Days Ago
In-Office
127K-203K Annually
Senior level
127K-203K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and optimize analog systems and circuits, oversee layout, characterize IC performance, and interface with teams for production testing.
Top Skills: Cadence Analog ArtistCadence Design ToolsCadence VirtuosoMatlab

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is looking for a senior level analog mixed-signal designer. In this highly visible role, you will be designing high-speed analog mixed-signal circuitry for AI data center connectivity products.

Qualifications include:

 

  • MS or PhD in Electrical Engineering or Computer Engineering with 8+ years of high-speed analog mixed signal design in advanced CMOS nodes.  

  • Experience in designing low jitter, low power PLL, VCO and clocking circuitry. Experience with analog or ADC based Clock and Data Recovery (CDR) is desirable. 

  • Good understanding of advanced clock distribution techniques such as resonant and traveling wave clocking. 

  • Experience with designing analog front end circuits such as data converters, clock drivers and Trans-Impedance Amplifiers (TIA) in advanced CMOS nodes.

  • Proficiency in electromagnetic tools like EMX or similar.

  • Familiarity with behavioral modeling tools such as Matlab, SimuLink, VerilogA, Verilog.

  • Good understanding of high-speed analog mixed-signal design trade-offs to drive attainment on metrics such as power, jitter and timing budget.

  • Experience in assessing design bugs and recommending fixes or workarounds to balance technical requirements with schedule.

  • Experience in design management with detailed knowledge of development methodologies, design flows including EDA integration, foundry PDK and associated collaterals.

  • Good understanding of signal integrity and power integrity.

  • Good understanding of design tape-out to foundries and solid understanding of supply chain for ASIC product development.

  • Strong analytical thinking and problem-solving skills with excellent attention to details.

  • Must be organized, self-motivated and able to work effectively across internal and end customers teams.

  • Must have good knowledge/experience with TSMC 7nm-5nm, i.e. understanding of power consumptions, area, estimated design and layout efforts for digital and analog blocks, technology limitations.

Highly Desired Qualifications:

  • Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels. 

  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results. 

  • Excellent time and task management, and interpersonal skills. 

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $119,000  - $190,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account