NVIDIA Logo

NVIDIA

ASIC Design Engineer – Clocks IP

Posted 10 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
116K-219K Annually
Junior
Hybrid
Santa Clara, CA, USA
116K-219K Annually
Junior
Design and architect GPU and CPU clock domains for ASICs, balancing functional, physical, testing, power, performance, and area requirements. Develop clocking RTL, collaborate with front-end, physical design, timing, verification, DFT, and software teams, and support synthesis, signoff, silicon debugging, and bring-up. The role also involves optimizing clocking topologies and resolving silicon or programming issues.
The summary above was generated by AI

The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts with the floor-planning and back end team to help craft the physical floorplan of the chip. The team explains the programming model to the SW team to come up with an efficient clock programming sequence. The team works with the silicon solution team to triage silicon or programming bugs in the lab.

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.

What you'll be doing:

  • As a Clocks team member, you will be architecting the clock domain to satisfy functional, physical and testing design requirements.

  • Engage with multiple teams and design the GPU or CPU clocks to satisfy all the architectural/design/physical constraints.

  • Improve Power, Performance, and Area (PPA) of innovative NVIDIA chips by evaluating trade-offs across DFx, Physical Implementation, Power Optimization and Ease of timing closure to innovate and implement new Clocking topologies in RTL.

  • Collaborate with Physical design and timing team to evaluate Clocking concerns and develop solutions for supporting high speed Clocking.

  • Together with other team members, we deliver clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.

  • Get involved in end-to-end cycle of ASIC execution starting from micro-arch, design implementation, design fixes, sign-off checks and all the way to Silicon bringup.

What we need to see:

  • BS in Electrical Engineering or equivalent experience (MS preferred)

  • 2+ years of relevant work experience.

  • Deep understanding of logic optimization techniques and PPA trade-offs.

  • Excellent interpersonal skills and ability to collaborate with multiple teams.

  • Experience in RTL design (Verilog), verification and logic synthesis.

  • Strong coding skills in python or other industry-standard scripting languages.

  • Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus.

  • Implementing on-chip clocking networks is a bonus

Ways to stand out from the crowd:

  • Experience with clocks controller, clocks logic design

  • Understanding of system level artifacts like power, noise, etc

  • Experience with scalable designs and architecture.

  • Hands- on silicon debug is a plus.

With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 14, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

One Month Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and architect on-chip GPU/CPU clock domains, collaborate with front-end, physical design, timing, verification and SW teams to implement clock RTL, optimize PPA, support ASIC implementation through sign-off and silicon bring-up.
Top Skills: Clocking NetworksDftLogic SynthesisPythonRtlVerilog
An Hour Ago
Remote or Hybrid
45K-85K Annually
Junior
45K-85K Annually
Junior
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Handles inbound calls and warm leads to understand customers’ insurance needs, recommend appropriate Property & Casualty products and coverages, and convert prospects into policyholders. The role includes paid training and licensing, customer consultation, sales closing, brand representation, and remote collaboration. Employees must work a fixed schedule including one weekend day, maintain a compliant home office and wired high-speed internet, and remain in their resident state for at least one year.
Top Skills: PcWired High-Speed Internet
An Hour Ago
In-Office or Remote
170K-210K Annually
Senior level
170K-210K Annually
Senior level
Software
Owns the end-to-end Order-to-Cash function, including billing, collections, payment settlements, revenue operations, and reconciliation across SaaS and transaction-based revenue. The role leads process automation, collections strategy, internal controls, tool optimization, cross-functional partnerships, and development of billing and payment operations teams.
Top Skills: AchAdyenAsc 606ChatgptClaudeExcelSalesforceStripeTsysWorkdayZuora

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account