NVIDIA Logo

NVIDIA

ASIC Design Engineer - New College Grad 2026

Reposted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level
Design and deliver CPU logic units: write high-performance, low-power RTL, perform synthesis and timing closure, collaborate with verification and implementation teams, and assist with timing closure and lab bring-up.
The summary above was generated by AI

We are now looking for a Logic Design Engineer.

As a member of our CPU Logic Design Team, you will be responsible for CPU on-chip interconnect network, coherency and last-level caches, focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure, supporting verification and implementation. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you'll be doing:

  • As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip.

  • Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing closure, and design documentation.

  • Collaborate with our verification team to verify the correctness of your unit.

  • Work with implementation to achieve your timing, area, performance and power goals.

  • Assist with timing closure of super units.

What we need to see:

  • Recent graduate with a BS or MS Degree in Electrical Engineering, Computer Engineering or Computer Science (or equivalent experience).

  • Experience in processor or other related high performance semiconductor designs.

  • Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug

  • Effective communication and interpersonal skills are required along with the work in a dynamic, global team. Your successful track record of mentoring junior engineers and interns a huge plus.

  • A strong background in computer architecture, cache coherency or high speed interconnects.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, come join our CPU design team, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 100,000 USD - 166,750 USD for Level 1, and 116,000 USD - 189,750 USD for Level 2.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 21, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

20 Days Ago
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
116K-219K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and optimize ASIC, SoC, and GPU floorplans during early chip development. Collaborate with architecture, physical design, packaging, and ASIC teams to improve area, interconnect, timing, routing, power, and clock distribution. Drive area reviews, resolve congestion and timing issues, and develop tools and infrastructure to improve chip design efficiency and execution speed.
Top Skills: AsicCC++CadComputer ArchitectureGpuP&RPerlPhysical DesignPythonSocSystemverilogVerilogVlsi
One Month Ago
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
116K-219K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Perform physical design and timing analysis for GPUs, CPUs, DPUs and SoCs across block, cluster, and full-chip levels. Drive frontend/backend implementation including synthesis, equivalence checking, floorplanning, timing constraints, STA-based timing convergence, power convergence, and ECO implementation while collaborating cross-functionally.
Top Skills: Clock Tree Synthesis (Cts)Eco ImplementationEda ToolsEquivalence CheckingFloorplanningFull-Chip StaPlacementRoutingStaStatic Timing Analysis (Sta)SynthesisTiming ConstraintsTiming Convergence
One Month Ago
In-Office
Santa Clara, CA, USA
100K-190K Annually
Entry level
100K-190K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Implement and deliver high-performance, area- and power-efficient RTL for GPU/SoC IP. Analyze micro-architecture trade-offs, craft RTL, verify designs, and collaborate with verification, synthesis, timing, and back-end teams. Work on GPU scheduler, interrupt controllers, DMA, and support silicon debug and post-silicon validation.
Top Skills: CC++Computer ArchitectureLogic SynthesisPerlPythonRtlTiming AnalysisVerilogVlsi

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account