The ASIC Design Principal Engineer will lead the development of custom CMOS integrated circuits, oversee testing and quality assurance, and collaborate with various engineering teams in the ASIC lifecycle.
About Us:
nEye.ai, a well-funded optical switch startup, is poised to revolutionize the future of data centers. nEye’s MEMS-based silicon photonics optical circuit switches (OCS) eliminate critical bottlenecks in AI processing by enabling direct optical connections among thousands of GPUs and memory units. The company's SuperSwitch is an ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance, efficiency, and scalability.
Job Overview:
As an ASIC Design Principal Engineer at nEye, you will have primary responsibility for the development and design of the custom CMOS integrated circuit family that is part of the company’s SuperSwitch. This role will span the full ASIC development lifecycle, including architecture definition, design and verification, coordination with external CMOS design houses and fabrication foundries, and oversight of chip testing and validation. In addition to directing the test of the CMOS chip, you will be engaged with nEye Team Members in the strategic design, development, and implementation of all test procedures and systems to ensure the quality and performance of our SuperSwitch.
This role involves both technical execution and leadership responsibilities. You will work closely with nEye Si Photonics designers, System and Software Engineers, Packaging Engineers and MEMS/Process Engineers to design and implement testing protocols, troubleshoot issues, and contribute to the advancement of our photonics products.
Key Responsibilities
- Design and Engagement: (1) Design and develop custom CMOS ASICs (preferred analog focus), from initial architecture through tape-out. (2) Collaborate with external CMOS design houses for schematic capture, layout, and physical verification (DRC/LVS). (3) Engage with CMOS fabrication foundries to manage tape-out, mask generation, and production schedules.
- Testing & Quality: (1) Define and oversee test strategies for wafer- and package-level testing, including test fixture design and parametric test plans. (2) Analyze test results, identify performance issues, and implement design improvements or yield enhancements. (3) Ensure full documentation of design specifications, verification plans, and test reports. (4) Maintain project timelines, deliverables, and quality standards through close coordination with internal stakeholders and external vendors.
- Industry Standard: (1) Stay current with industry advancements and best practices in CMOS process nodes, EDA tools, and test methodologies.
Essential Skills & Qualifications
- Master's or Ph.D. in Electrical Engineering, Mechanical Engineering, Photonics, Optics, or a related field.
- 7+ years of experience in CMOS ASIC design, preferably in analog environments.
- Experience working directly with fabless semiconductor models, including coordination with design houses and foundries.
- Familiarity with DFT (Design for Test), DFM (Design for Manufacture) and ATE (Automatic Test Equipment) environments.
- Excellent analytical and problem-solving skills.
Preferred Skills
- Fundamental understanding of CMOS fabrication processes, process variations, and reliability considerations.
- Experience with the design and fabrication of MEMS structures and optoelectronic devices.
- Familiarity with package design and interactions between IC design and package layout.
- Ability to interpret and negotiate foundry PDKs and design rule documentation.
- Demonstrated proficiency with EDA tools (Cadence, Synopsys, Mentor, etc.) for design, simulation, and layout.
Benefits and Perks
- Opportunity to join a small, well-funded start-up company that is doing pioneering work in optical switches.
- Competitive salary and equity package, including early-stage company stock options.
- 401k plan.
- Full healthcare coverage: medical, dental, and visionFitness center access.
nEye is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, age, sex, sexual orientation, gender identity, national origin, disability, protected veteran status, or any other characteristic protected by law.
Top Skills
Cadence
Cmos
Eda Tools
Mentor
Synopsys
nEye Systems Berkeley, California, USA Office
Berkeley, CA, United States
Similar Jobs
Cybersecurity
As a Design Verification Engineer, you will verify ASICs for firewall products, define methodologies, create test plans, and debug while collaborating across teams.
Top Skills:
CC++PerlPythonSystemverilogUnix ShellUvm
Hardware • Information Technology • Software
As a Principal ASIC Design Engineer, you will lead the ASIC design process from architecture to signoff, ensuring performance and quality targets are met while mentoring the engineering team.
Top Skills:
AceAmbaAxiChiCiCxlDdrHbmMakePciePythonSystemverilogTcl
Financial Services
Lead complex software initiatives in digital banking, managing programs and projects, mitigating risks, and fostering stakeholder relationships to drive strategic goals.
Top Skills:
AgilePgmpPmp
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
