d-Matrix Logo

d-Matrix

ATE Test Engineer, Senior Manager

Posted 2 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
161K-269K Annually
Senior level
In-Office
Santa Clara, CA
161K-269K Annually
Senior level
Lead ATE Test solutions for complex silicon SoC products, develop test strategy, interact with manufacturing partners, and optimize production yield.
The summary above was generated by AI

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Location:

Hybrid, working onsite at our Santa Clara, CA, headquarters 3-5 days per week.

Job Description

We are looking for an ATE Test Engineer/Manager with proven experience in developing and supporting complex silicon SoC products to lead ATE test solutions. The ideal candidate will develop and oversee SoC test strategy, interact with manufacturing partners, define and implement ATE programs, and own the product from design and initial samples all the way through high volume production ramp. The candidate should have working knowledge of CPU and communication/interface protocols such as PCI-Express (Gen-4/5/6), High Speed D2D, LPDDR (4/5/6), etc. The candidate will also need to work with OSAT to identify and drive test cost reduction, improve both CP and FT yield, identify FT high yield fallout bins, and enhance CP program to minimize such high FT yield fallout bins.

Basic Qualifications:

  • Strong academic and technical background in electrical engineering. At minimum, a bachelor’s in EE is required, and a master’s is preferred

  • 10 + years of experience developing & releasing complex SoC/silicon products to high volume manufacturing

  • Experience with developing high pin count wafer sort probe cards and load boards

  • Has implemented Scan, at speed Scan, MBist, Serdes loopback

  • Working knowledge of high-speed protocols like PCIe, LPDDRx, HBM, etc.

  • Professional attitude with the ability to execute multiple tasks with minimal supervision

  • Strong team player with good communication skills to work alongside a team of high caliber engineers

  • Entrepreneurial, open-mind behavior and can-do attitude.

Required Experience:

  • Hands-on experience with high-speed SoC test program/hardware development on the Advantest 93k test platform

  • Collaboration with the design DFT team to define test strategy and create and own the test plan

  • Familiar with high-speed and high power load board design techniques

  • Proven track record of implementing ATE patterns to optimize tester resources and minimize ATE test time while maintaining product quality

  • Strong knowledge and development of DFT techniques implemented in silicon that provide maximum defect and parametric device coverage—AC/DC SCAN, MBIST, DBIst, DSerDes, DDR, D2D, DIMC, and other functional tests

  • Strong knowledge of lot genealogy from 2DiD barcode down to ECID in eFuse for device serial number, chiplet ID, and die information

  • Expertise in production testing of high speed SerDes operating at 16 Gbps and higher

  • Skilled in ATE programming, silicon/ATE bring-up, bench-ATE correlation, and debug

  • Experience with lab equipment, including protocol analyzers and oscilloscopes

  • Experience with data conversion between STDF file format into csv file format using scripts, including extracting ECID reside with eFuse block

  • Proficiency in modern programming languages such as C/C++ and Python.

Preferred Experience:

  • Fluent in data processing using high level programming languages

  • Experience in running internal loopback at wafer sort as well as at FT

  • Familiarity with database setup using JMP as YMS (Yield Management Tool)

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Top Skills

Advantest 93K
C/C++
High Speed D2D
Lpddr
Pci-Express
Python
HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

A Minute Ago
Hybrid
Los Angeles, CA, USA
38-42 Annually
Junior
38-42 Annually
Junior
Digital Media • eCommerce • Gaming • Mobile • News + Entertainment
The role involves supporting internal communications through writing, editing, and managing projects to enhance employee connection and messaging needs.
Top Skills: Google SuiteKeynoteMicrosoft 365PowerPoint
2 Minutes Ago
Easy Apply
Hybrid
2 Locations
Easy Apply
148K-200K Annually
Senior level
148K-200K Annually
Senior level
eCommerce • Information Technology • Sharing Economy • Software
As a Senior Machine Learning Engineer, you will develop machine learning models, manage their lifecycle, build infrastructure, and collaborate with teams to enhance our capabilities in various ML areas.
Top Skills: AirflowBigQueryDbtDockerKafkaKubernetesLightgbmPythonPyTorchRedshiftScikit-LearnSnowflakeSQLTensorFlowTerraformXgboost
3 Minutes Ago
In-Office
2 Locations
138K-194K Annually
Mid level
138K-194K Annually
Mid level
Fintech • Information Technology • Financial Services
The Vice President will oversee US retirement products, manage product development processes, collaborate with various teams, and address potential risks while ensuring adherence to strategic goals.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account