Job Title: Sr. CAD Engineer - Verification
Duties: - Implement Linting methotolgy using Spyglass.
- Develop Lint rules for different phase of the design.
- Implement formal vefication methodology using Formality.
- work closely with the verification team to improve simulation and debug methodolgies
QualificationsSkills:
Previous experience with Formality, VCS, Verdi and Siloti..
Previous experience with SpyGlass
Strong technical background in RTL design and/or RTL Synthesis Experience with Verilog/SV coding Being able to understand and articulate good RTL coding guidelines Integrate SpyGlass tools in design flows Deployment of SpyGlass across design team Supporting designers in their production design work Work with EDA vendors to support tool evaluations and integration into the design flow Interface between the EDA vendors and designers to assist in debugging tool issues TCL/Perl/Make experience
Additional InformationAll your information will be kept confidential according to EEO guidelines.
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


