Intel Logo

Intel

Device Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
Santa Clara, CA, USA
137K-269K Annually
Senior level
In-Office
Santa Clara, CA, USA
137K-269K Annually
Senior level
The Device Engineer will develop and customize CMOS technologies for high volume manufacturing, collaborating with teams to enhance device performance and efficiency.
The summary above was generated by AI
Job Details:

Job Description: 

About MDCE Manufacturing Development and Customer Engineering (MDCE) organization serves as the bridge between advanced technology development and practical, scalable manufacturing, ensuring that innovative solutions can be successfully produced and delivered to foundry customers. MDCE Device org is seeking a highly skilled and experienced device technologist with experience in foundry technology development.

Position Overview As a device technologist, you will be responsible for developing and customizing technologies for high volume manufacturing. The role is focused on general-purpose logic CMOS technologies to support a broad spectrum of products and markets including high performance compute, mobile, mixed signal, memory controllers, and other diverse applications. You will work closely with a team of engineers to push the boundaries of device performance, power efficiency, and scaling. This is a unique opportunity to contribute to the advancement of Intel Foundry's installed semiconductor solutions to serve a broad, diverse, and growing market.

Key Responsibilities Responsibilities will include but are not limited to:

• Collaborate with the Technology Development team to develop new device technology and customize newly developed device architectures to customer needs

• Collaborate with the manufacturing team to develop and refine fabrication processes that meet device specifications and yield targets

• Develop CMOS logic device technologies supporting high performance compute, mobile, mixed signal, memory controllers, and other broad market applications

• Drive the development and implementation of customized semiconductor device technologies, ensuring compatibility with Intel's existing manufacturing processes and platforms

What We're Looking For In addition to the qualifications a successful candidate will demonstrate:

• Expertise in CMOS semiconductor device physics and fabrication of advanced transistor device architectures

• Skills in data analysis, scripting, and data analytic techniques to accelerate learning

• Technical problem-solving skills and communication skills, with the capacity to convey complex technical concepts effectively

• Capacity to work collaboratively in a globally diverse, cross-disciplinary team to develop innovative device solutions on an aggressive schedule

• Desire to learn, lead, and influence cross-functional teams

• Demonstrated track record of delivering results in a fast-paced environment

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications: 

  • Master's Degree in Electrical Engineering, Physics, or related field of study with 5+ years of work related experience in CMOS device engineering.

Preferred Qualifications: 

  • Experience in advanced CMOS device technology, preferably in a foundry environment
  • Experience in the generation and analysis of device parametric data, design of experiment (DOE) principles, and engineering data analysis tools
  • Ph.D. Degree in Electrical Engineering, Physics, or related field of study with 5+ years of experience in CMOS device engineering
  • Hands-on experience in advanced node semiconductor technology device development
  • Experience working in 3nm-16nm FinFETs and sub 3nm GAA FETs
  • Experience in a High-Volume Manufacturing environment
  • Hand-on experience in high-volume automatic parametric testing

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, Arizona, Phoenix

Additional Locations:US, California, Folsom, US, California, Santa Clara, US, New Mexico, Albuquerque, US, Oregon, Hillsboro

Business group:Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $136,900.00-269,150.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Top Skills

Cmos
Data Analysis
Engineering Data Analysis Tools
Semiconductor Device Physics
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Similar Jobs

7 Days Ago
Hybrid
San Francisco, CA, USA
192K-225K Annually
Senior level
192K-225K Annually
Senior level
Digital Media • eCommerce • Gaming • Mobile • News + Entertainment
The Senior Software Engineer in Device Reliability will enhance the Crunchyroll app's reliability across various devices by developing automated tests and collaborating with multiple teams to ensure seamless user experience.
Top Skills: HTML5JavaScriptNoSQLReactRelational DatabaseTypescript
10 Days Ago
In-Office
San Mateo, CA, USA
190K-275K Annually
Senior level
190K-275K Annually
Senior level
Cloud • Hardware • Security • Software
Design and build scalable distributed systems, lead projects, and mentor junior engineers while managing high traffic from numerous IoT devices.
Top Skills: DynamoDBGoMySQLPostgresPythonRedis
6 Days Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Big Data • Cloud • Hardware • Software
Perform device electrical measurements and develop CMOS test equipment and code to characterize radiation-hardened memory technology. Design test procedures, analyze data, report findings, collaborate across design/materials/process teams, and contribute IP, publications, and conference presentations.
Top Skills: AdvantestCmosMramPcmPxiePythonReramTeradyne

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account