Broadcom Logo

Broadcom

DFT Engineer

Reposted 13 Hours Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
108K-192K Annually
Senior level
In-Office
San Jose, CA, USA
108K-192K Annually
Senior level
Responsible for various DFT aspects, including MBIST, scan insertion, yield improvement, ATE pattern development, and silicon debugging.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

As a member of our team, you will be responsible for various aspects of DFT, including MBIST and scan insertion, ATPG, ATE pattern development, and yield analysis.
Key Responsibilities:
  • Work closely with the ATE engineer on yield improvement and analysis.
  • Develop ATE patterns, manage the hand-off process, and perform silicon debugging.
  • Participate in block and chip-level DFT implementation, developing and executing all related tasks.
  • Work on DFT lint checking, MBIST architecture, logic insertion, and scan insertion using industry-standard tools.
  • Perform ATPG and pattern simulation for both MBIST and scan.
  • Collaborate with the design, verification, and implementation teams during the DFT design phase, and with the ATE and product development teams during silicon bring-up.
  • Engage with various cross-functional team members, with opportunities to enhance our DFT design methodology.
Required Qualifications:
  • BSEE with 8+ years of relevant experience or MSEE with 6+ years of relevant experience.
  • Required experience in silicon bring-up and yield improvement.
  • Solid understanding of DFT techniques.
  • Proven experience in RTL lint checking, scan compression, scan insertion, and the ATPG process.
  • Experience in MBIST architecture and insertion.
  • Experience in analyzing and debugging simulation failures.
  • Solid understanding of digital logic fundamentals.
  • Strong knowledge of the Mentor Tessent/Synopsys DFT and simulation tool suite.
  • Proficiency with Perl or other scripting languages.
  • Strong communication and interpersonal skills.
  • Plus: Experience in STA constraint development in DFT modes

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $108,000 - $192,000. 

 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

11 Days Ago
In-Office
146K-309K Annually
Senior level
146K-309K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Principal SoC DFT Engineer will lead DFT architecture and implementation for complex HBM SoC designs, collaborating with various teams to ensure manufacturable test solutions throughout the product lifecycle.
Top Skills: CadenceEda ToolsPerlPythonSiemensSynopsysTcl
Yesterday
In-Office
Santa Clara, CA, USA
106K-200K Annually
Mid level
106K-200K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The DFT ATPG engineer develops logic design and RTL coding while providing DFT timing closure support, test content generation, and collaboration on architecture definitions for blocks and SoCs.
Top Skills: Automatic Test EquipmentFusion CompilerSiemens TessentSpyglassVcs
Yesterday
In-Office
Santa Clara, CA, USA
106K-200K Annually
Mid level
106K-200K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The DFT ATPG engineer develops DFT solutions, collaborates on architecture features, generates test content, and performs verification and debug for SoCs and IP functional integration.
Top Skills: AteDftFusion CompilerRtlSiemens TessentSpyglassVcs

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account