Neuralink Logo

Neuralink

Digital Verification Engineer

Posted 2 Months Ago
Be an Early Applicant
In-Office
South San Francisco, CA, USA
131K-243K Annually
Mid level
In-Office
South San Francisco, CA, USA
131K-243K Annually
Mid level
Design verification engineer for SoC digital modules focused on high-throughput, low-power DSP. Develop RTL testbenches, UVM-based verification, automation scripts, code coverage and regression flows, formal and low-power verification, and support FPGA/emulation and lab bring-up/debug.
The summary above was generated by AI

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Job Description & Responsibilities: 

We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals to work in Neuralink’s System-on-Chip (SoC) department under the Implant Team. This position offers a rare and unique opportunity to have a high impact in realizing state-of-the-art brain-computer interfaces. The team delivers architecture and logic implementation of digital modules with a strong focus in high-throughput low-power digital signal processing (DSP) . We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Required qualifications:

  • Minimum 3 years of experience in digital ASIC verification.
  • Excellence in SystemVerilog.
  • Experience in developing automation flow and scripts such as Python, Perl, Makefile, Tcl and UNIX shell
  • Experience with code coverage and regression setup.
  • Bachelor's degree in a technical field OR equivalent experience.

Preferred qualifications:

  • Experience working on complex digital systems from architecture, microarchitecture, RTL, verification and physical design using industry standard tools.
  • Experience on building test benches, testing, and debugging for a complex system-on-chip.
  • Experience in formal verification.
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++.
  • Experience with IEEE-1801 (UPF) based design simulation flows
  • Experience with low power gate level simulations
  • Exposure with low power formal verification flows
  • Strong hands-on experience in verification methodologies such as UVM
  • Knowledge of ARM/RISC-V processor, AMBA bus
  • Knowledge of power aware verification
  • Experience with FPGA/emulation
  • Experience with lab system bring up, writing diagnostic, and lab debugging

Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range:
$131,000—$243,000 USD

What We Offer:

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded
HQ

Neuralink Fremont, California, USA Office

Fremont, CA, United States

Similar Jobs

10 Hours Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify NVIDIA SerDes IP digital designs, golden models, and microarchitecture using UVM and coverage-driven methodologies. Build reusable verification models, monitors, checkers, scoreboards, and infrastructure; define verification scope, develop test plans, and validate designs under compressed product schedules. Collaborate with architects, designers, and pre- and post-silicon verification teams. The role requires SystemVerilog, random stimulus, functional coverage, assertion-based verification, and industry-standard simulation and debug tools.
Top Skills: Assertion-Based VerificationCC++Functional CoveragePci ExpressPerlPythonSataSerdesSystemverilogUsbUvmVmm
5 Days Ago
Hybrid
Santa Clara, CA, USA
Mid level
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Owns digital verification environments and test suites for FPGA and ASIC subsystems. Responsibilities include building reusable testbenches, developing reference models, writing directed and constrained-random tests, driving functional and code coverage closure, creating SVA assertions, debugging simulations and waveforms, maintaining automated regressions, and supporting FPGA board bring-up and hardware/software co-validation. The role partners with RTL, firmware, and software engineers through design milestones and tape-out or release sign-off.
Top Skills: AsicBus ProtocolsClock-Domain CrossingCode CoverageConstrained-Random TestingFpgaFunctional CoverageLogic SimulationModelsimNc-VerilogQuestasimRtlSystemverilogSystemverilog Assertions (Sva)UvmVerilog
5 Days Ago
In-Office or Remote
6 Locations
200K-260K Annually
Expert/Leader
200K-260K Annually
Expert/Leader
Hardware • Manufacturing
Lead end-to-end functional verification for complex ASIC and SoC designs from specification through tapeout. Define verification strategy, architect UVM testbenches, drive constrained-random testing and coverage closure, manage regressions and bug lifecycles, debug complex failures, support CDC/RDC and gate-level simulation, coordinate emulation handoff, and lead verification sign-off. Mentor and grow the verification team while collaborating with compiler, RTL, DFT, physical design, and post-silicon teams.
Top Skills: Amba AceAmba AxiAmba ChiArmAsicCdcCi/CdEmbedded CEmulationGate-Level SimulationPerlPythonRdcRisc-VSocSystemverilogSystemverilog AssertionsTclUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account