Hewlett Packard Enterprise Logo

Hewlett Packard Enterprise

Distinguished Technologist, ASIC Design Architect

Reposted 7 Days Ago
Be an Early Applicant
In-Office
2 Locations
183K-390K Annually
Expert/Leader
In-Office
2 Locations
183K-390K Annually
Expert/Leader
Own hardware architecture and microarchitecture of complex ASICs from concept through tape‑out and silicon bring‑up. Define system/chip-level requirements, partition blocks, and architect high-performance datapaths, memory subsystems, and I/O (SerDes/PCIe/Ethernet/DDR/HBM). Drive PPA tradeoffs, verification strategy, mentor teams, and coordinate cross-functional stakeholders to meet schedule and product goals.
The summary above was generated by AI
Distinguished Technologist, ASIC Design Architect

  

This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

   

Distinguished Technologist, ASIC Design Architect 

We are seeking an experienced ASIC Design Architect to own the hardware architecture, microarchitecture, and successful delivery of complex ASICs from concept through tape‑out and silicon bring‑up. The ideal candidate combines deep system and RTL expertise with both hands‑on technical experience and cross‑functional leadership. This role will define requirements, partition function into silicon blocks, lead microarchitecture and implementation strategy, and drive tradeoffs for performance, power, area and schedule. 

Key responsibilities 

  • Define system and chip-level architecture based on product requirements (throughput, latency, features, power, area, cost). 

  • Translate system/network/software requirements into microarchitecture, block partitioning, interfaces, and verification strategy. 

  • Architect high-performance datapaths, control planes, memory subsystems, and I/O (SerDes/PCIe/Ethernet/DDR/HBM) to meet PPA targets. 

  • Mentor and grow engineering teams; promote architecture best practices and cross-discipline communication. 

  • Balance technical decisions with schedule, risk and business priorities; present tradeoffs and roadmaps to stakeholders. 

Must-have qualifications 

  • Bachelor's or master's degree in electrical engineering, Computer Engineering or related field 

  • 15+ years of ASIC design experience with progressive ownership of architecture/microarchitecture; proven record of tape‑out(s). 

  • Strong datapath and system architecture skills: packet pipelines or equivalent high-throughput streaming architectures, buffering, arbitration and QoS/scheduling. 

  • Experience integrating high-speed SerDes/PHY, MAC/PCS, and external memory controllers (DDR/HBM) and familiarity with signal integrity/clocking issues. 

  • Excellent cross-functional communication skills; ability to drive tradeoffs with product management, firmware, verification, PD and foundry teams. 

Nice-to-have 

  • Prior experience in datacenter switching/routing ASICs 

  • Patents or publications in ASIC architecture or networking silicon. 

  

Behavioral & leadership expectations 

  • Able to set vision and translate it into deliverable milestones and measurable success criteria. 

  • Strong collaborator: leads cross‑functional teams, negotiates priorities, and escalates risks early. 

  • Mentors engineers, conducts architecture and design reviews, and codifies architecture patterns and best practices. 

  • Results-oriented: delivers under schedule pressure, balances technical excellence with pragmatic tradeoffs. 

   

Additional Skills:

Cloud Architectures, Cross Domain Knowledge, Design Thinking, Development Fundamentals, DevOps, Distributed Computing, Microservices Fluency, Full Stack Development, Security-First Mindset, User Experience (UX)

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#executive, #networking

Job:

Engineering

Job Level:

TCP_07

    

The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 183,000 - 365,000 in Massachusetts // 183,000 - 389,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered.

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

   

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

   

No Fees Notice & Recruitment Fraud Disclaimer

 

It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates.  These scammers often seek to obtain personal information or money from candidates.

 

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.  The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.

Top Skills

Asic
Clocking
Ddr
Ethernet
Hbm
macOS
Pcie
Pcs
Phy
Rtl
Serdes
Signal Integrity

Similar Jobs

23 Minutes Ago
Remote or Hybrid
United States
140K-187K Annually
Senior level
140K-187K Annually
Senior level
Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
The Manager, Performance Management leads the creation and operations of GM's global performance management function, overseeing standards, case management, and team management.
Top Skills: Workday
23 Minutes Ago
Remote or Hybrid
United States
106K-141K Annually
Mid level
106K-141K Annually
Mid level
Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
The Wholesale Market Area Manager drives wholesale parts growth, manages dealer relationships, and analyzes market trends to create business plans and strategies for success.
Top Skills: Excel
23 Minutes Ago
Remote or Hybrid
United States
98K-147K Annually
Mid level
98K-147K Annually
Mid level
Automotive • Big Data • Information Technology • Robotics • Software • Transportation • Manufacturing
The Regional Dealer Sales Manager is responsible for the strategy and operations of GM Envolve vehicle sales, focusing on dealer relations, sales growth, and business plan development in Quebec and Atlantic Canada.
Top Skills: ExcelMS OfficePowerPointWord

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account