Design, implement, and deploy ML inference engines on custom FPGA/ASIC hardware. Perform HW/SW co-design with traders and researchers, optimize neural networks for low latency, and build quantization/compression tools to translate ML frameworks to RTL for rapid production deployment.
We are deploying machine learning directly onto custom hardware - and we want you to help drive it from the ground up. This is an initiative where you'll have the rare opportunity to architect solutions from scratch, influence technical research direction, and see your work drive real impact in one of the most demanding computing environments in the world.
We build the hardware, the software, and the infrastructure, so when you hit a bottleneck, you can fix it - there's no vendor to wait on and no abstraction layer you're not allowed to touch. If you've ever wanted to push the boundaries of what's computationally possible, this role is for you. We're looking for researchers and experienced engineers from any background. Trading experience is a bonus, not a prerequisite.
Your Core Responsibilities
Your Skills and Experience
Nice to Have
We build the hardware, the software, and the infrastructure, so when you hit a bottleneck, you can fix it - there's no vendor to wait on and no abstraction layer you're not allowed to touch. If you've ever wanted to push the boundaries of what's computationally possible, this role is for you. We're looking for researchers and experienced engineers from any background. Trading experience is a bonus, not a prerequisite.
Your Core Responsibilities
- Architect and co-design ML models with traders, quant researchers, and software engineers, treating hardware constraints (latency budgets, resource limits, numerical precision) as first-class design inputs
- Shape our custom hardware roadmap by translating ML model requirements into concrete architectural decisions
- Work hands-on with hardware engineers to implement, verify, and deploy ML inference solutions from proof-of-concept through production
- Track and evaluate emerging research in neural architecture search, machine learning systems and quantization methods, and determine what translates to measurable improvements in our systems
Your Skills and Experience
- Solid understanding of hardware constraints and design trade-offs (e.g., pipelining, resource utilization, fixed-point arithmetic) that shape how ML models can be efficiently mapped onto FPGAs or custom ASICs
- Experience with hardware fundamentals, whether through VHDL/SystemVerilog development, HLS tools, or ML-to-hardware frameworks like hls4ml, FINN, or Vitis AI
- Understanding of machine learning fundamentals - neural network architectures, inference optimization, quantization techniques, ML frameworks such as PyTorch/TensorFlow
- Proficiency in Python, C++, or similar languages for tooling, testing, and simulation
- Strong communication skills and ability to work collaboratively across disciplines with both technical and non-technical teams
Nice to Have
- Exposure to ML compiler infrastructure such as MLIR, TVM, XLA, or similar tools for lowering and optimizing models for hardware targets
- Background in latency-sensitive or resource-constrained systems including high-frequency trading, particle physics data acquisition, real-time signal processing, or similar domains
- Familiarity with functional verification methodologies (for example SystemVerilog, UVM, Cocotb)
- Advanced degree (MS or PhD) in EE, CS, Physics, or related field, or equivalent depth through industry or research experience
Similar Jobs at IMC Trading
Fintech • Machine Learning • Software • Financial Services
Design and verify next-generation ASICs for latency-sensitive trading systems. Responsibilities include RTL development in SystemVerilog, verification and testing, debugging, integration, tooling and automation, and cross-team collaboration to meet performance and reliability goals.
Top Skills:
AsicBashC++Clock-Domain CrossingDebugging ToolsEthernetFpgaPmaPythonRtlSystemverilogUnit TestingVerification Frameworks
Fintech • Machine Learning • Software • Financial Services
Design, build, and operate big-data and streaming platforms (Kafka, Hadoop, Dremio). Develop, deploy, and monitor data pipelines using Java, Python, Spark/Flink; collaborate on data modeling and ingestion, ensure data integrity and availability, act as a Big Data SME, and perform root-cause analysis.
Top Skills:
Alert ManagerAlertaBashDatabricksDockerDremioFlinkGrafanaHadoopHdfsIcebergJavaKafkaKubernetesOpsgeniePrometheusPythonS3SparkSQL
Fintech • Machine Learning • Software • Financial Services
Perform hands-on electronics lab work: validate and bring up circuit boards and ASICs, operate and maintain test equipment and fixtures, manage inventory and lab infrastructure, support manufacturing coordination, assembly, shipping, and documentation to enable hardware production and deployment.
Top Skills:
3D PrinterMultimeterOscilloscopePcb/Circuit BoardsSolderingTest EquipmentTest Fixtures
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


.png)