Baya Systems Logo

Baya Systems

Hardware Verification Engineer

Reposted 10 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
Senior level
In-Office
Santa Clara, CA, USA
Senior level
The Hardware Verification Engineer will create test plans, write UVM/SystemVerilog code, and collaborate with teams to implement verification strategies for complex IPs in SoC and chiplet designs.
The summary above was generated by AI

Baya Systems is inspired by the baya bird, also known as the weaver. Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.

Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era.  We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!

 

DESIGN VERIFICATION ENGINEER

SANTA CLARA, CA

We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions

Responsibilities​:

  • Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
  • Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards

  • Collaborate with software teams to define and implement configurable testbenches

  • Work with design teams test plans, failure debug, coverage, etc.

Qualifications and Preferred Skills​

  • BS, MS in Electrical Engineering, Computer Engineering or Computer Science

  • 8+ years and current hands-on experience in block-level/IP-level/SoC-level verification

  • Proficiency in Verilog, SystemVerilog

  • Familiarity with industry-standard EDA tools for simulation and debug

  • Deep experience with UVM-based testbenches

  • Experience with modern programming languages like Python

  • Knowledge of Arm AMBA protocols such as AXI, APB, and AHB

  • Understanding of Arm CHI protocol is a plus

  • Experience on working with IP's for caches, cache coherency, memory subsystems, interconnects, and NoC's

  • Experience with formal verification techniques, emulation platforms is a plus

  • Excellent problem-solving skills and attention to detail

  • Strong communication and collaboration skills


Compensation:

  • Salary commensurate with experience
  • Performance incentives
  • Comprehensive medical, dental, and vision benefits
  • 401(k) retirement plan
  • Equity

HQ

Baya Systems Santa Clara, California, USA Office

2550 Great America Way, 150, Santa Clara, California, United States, 95054

Similar Jobs

9 Days Ago
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
168K-311K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead emulation-based SoC verification: bring up SoCs on emulators, root-cause test and environment failures, collaborate with cross-functional teams, debug with emulation vendors, and maintain accelerated UVM testbenches using SystemVerilog, Verilog/VHDL and C/C++ DPI transactors.
Top Skills: Accelerated Uvm TestbenchesCC++CoverageDpiEmulationPerlPower EstimationPythonSpeedbridgesSystemverilogUvmVerilogVhdl
23 Days Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify digital design, golden models and micro-architecture of SerDes IPs using UVM/VMM and SystemVerilog. Build BFMs, monitors, checkers and scoreboards, define verification scope and infrastructure, write test plans, execute coverage-driven and assertion-based verification, and collaborate with architects, designers and pre/post-silicon teams to ensure product-quality delivery on compressed schedules.
Top Skills: Assertion-Based VerificationCC++Functional CoveragePci ExpressPerlPythonSataSerdesSystemverilogUsbUvmVmm
An Hour Ago
Hybrid
19-38 Hourly
Junior
19-38 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Support the Store Leader to drive sales, service, and operational excellence. Lead and coach the team, manage staffing and payroll, execute visual and brand standards, oversee inventory and cash procedures, drive omni-channel clienteling, and act as leader in the Store Leader's absence.
Top Skills: ExcelMicrosoft WordOutlookPowerPointRetail Systems

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account