Micron Technology Logo

Micron Technology

HBM Memory Subsystem Architect - Principal Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Folsom, CA
162K-344K Annually
Expert/Leader
In-Office
Folsom, CA
162K-344K Annually
Expert/Leader
Design and develop innovative HBM memory subsystem architectures for AI/ML solutions, collaborating with multi-functional teams and evaluating IP vendors.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.
You will be responsible for the design & development of next generation HBM DRAM products. You will join a highly multi-functional group of technical experts. They work closely with customers, partners, and a distributed team from Engineering, Process Development, Package Engineering, and Business Units. Together, you will work toward a shared goal of making our future HBM roadmap successful.
The HBM Design Architecture group is looking for an experienced Memory Subsystem Architect to work with internal and external partners to investigate, define, and develop innovative new memory subsystem architectures building on our Industry leading HBM product solutions. The AI/ML transformation underway demands breakthrough memory and computing solutions. We believe our HBM product roadmap is foundational in enabling these new exciting solutions. The HBM Design Architecture group collaborates closely with Industry partners to investigate and develop products aligned with customer needs and technology trends extending over 3-5 year timeframe.
Responsibilities
  • Develop innovative memory subsystem architectures for HBM-based AI/ML solutions, including PHY, memory controllers, NOC, microcontrollers, MBIST, interfaces, adapters, RAS, and support for DDR/LPDDR/HBM memory types.
  • Define Memory and RAS architecture requirements and drive end-to-end architectural specification for next-generation memory subsystems.
  • Collaborate with internal and external partners to develop novel architectures and detailed IP requirements across all memory subsystem components.
  • Lead engagement with IP vendors, including evaluation and selection of interface IP and functional IP blocks.
  • Analyze benchmarks, workloads, and simulation results to identify performance and efficiency innovation opportunities in memory subsystems.
  • Perform performance and performance/Watt modeling; estimate gate count, power, and area; and generate architectural and external-facing specifications aligned with hardware/protocol standards.
  • Partner with RTL, validation, and multi-functional teams to ensure successful and timely implementation of subsystem features, contributing to technical reviews for HBM and memory products.
  • Drive microarchitecture definition, participate in performance simulation and benchmarking, and debug issues across high-level models, RTL simulation, and hard/soft IP.

Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Minimum of 10 years of experience in memory subsystem architecture and design.
  • Deep understanding of memory controller design and memory types (DDR, LPDDR, GDDR, HBM).
  • Experience with PHY design and understanding of signal integrity issues.
  • Proficiency in Network-on-Chip (NoC) architecture and design.
  • Familiarity with industry-standard bus protocols such as AXI, AMBA, AHB, DFI, HIF, etc
  • Strong analytical and problem-solving skills
  • Excellent written and verbal communication skills

Preferred Qualifications
  • A PhD in a relevant field, or equivalent experience
  • Familiarity with EDA tools for design and verification
  • Practical experience with multi-core systems, coherent interconnects & Industry IO protocol like PCIe/CXL, confidential compute, virtualization & security
  • Knowledge of serial link protocols (UCIe etc.) is desired

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$162,000.00 - $344,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Top Skills

Ahb
Amba
Axi
Cxl
Ddr
Dfi
Gddr
Hbm
Hif
Lpddr
Noc
Pcie
Phy

Micron Technology Milpitas, California, USA Office

540 Alder Dr, Milpitas, CA, United States, 95035

Similar Jobs at Micron Technology

2 Days Ago
In-Office
San Jose, CA, USA
141K-319K Annually
Senior level
141K-319K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Drive execution of the High Bandwidth Memory (HBM) portfolio, managing product development and strategy, collaborating with cross-functional teams.
Top Skills: AIDramHigh Bandwidth MemoryHigh-Performance ComputingMachine LearningSemiconductor
2 Days Ago
In-Office
San Jose, CA, USA
141K-319K Annually
Senior level
141K-319K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
As a Technical Customer Manager, you will lead technical engagements for customer accounts, translate customer requirements, and ensure alignment across teams to drive HBM product success in AI systems.
Top Skills: Ai Hardware SystemsDram DesignHigh Bandwidth MemoryProduct ManagementSemiconductor Manufacturing
2 Days Ago
In-Office
San Jose, CA, USA
165K-360K Annually
Expert/Leader
165K-360K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The MTS ASIC Design Engineer will manage SSD controller projects from architecture to production, collaborating with cross-functional teams and ensuring project milestones are achieved.
Top Skills: ConfluenceJIRANvmePcie

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account