Broadcom Logo

Broadcom

High Speed RTL Design Engineer

Sorry, this job was removed at 06:10 p.m. (PST) on Wednesday, Nov 19, 2025
Be an Early Applicant
In-Office
San Jose, CA, USA
141K-226K Annually
In-Office
San Jose, CA, USA
141K-226K Annually

Similar Jobs

2 Hours Ago
Hybrid
2 Locations
121K-214K Annually
Senior level
121K-214K Annually
Senior level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
Lead the development and execution of partner marketing strategies to drive adoption of Snapchat Ads among mid-market advertisers, collaborating with various teams and partners to achieve measurable growth.
2 Hours Ago
Hybrid
76K-133K Annually
Mid level
76K-133K Annually
Mid level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
The Electrical Engineering Lab Specialist will perform functional testing, troubleshoot electronic issues, support prototype development, and maintain organized documentation in a lab setting.
Top Skills: AllegroCircuit Board AssemblyElectronic UnitsGoogle WorkspaceLinuxOrcad
2 Hours Ago
Hybrid
2 Locations
178K-313K Annually
Senior level
178K-313K Annually
Senior level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
Lead eCommerce and digital marketing strategy, optimizing customer journey, managing paid media and SEO/SEM, and driving revenue growth for Snap's hardware products.
Top Skills: AnalyticsAr/Vr/Xr TechnologiesBigcommerceCroDigital Commerce TechnologiesPaid MediaSalesforce Commerce CloudSemSeoShopify

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is looking for a high-speed DSP SerDes RTL designer. Qualifications include:

  • MS or PhD in Electrical Engineering or Computer Engineering with 10+ years of experience in high speed ADC based SerDes RTL design. 

  • Proficient with Verilog-HDL/System Verilog coding for PAM4 DSP based SerDes including equalization, adaptation and high-speed ADC calibration.

  • Proficient with front end tools such as NCVerilog, NCSIM, Simvision, Lint.

  • Exposure to Design for test, understanding of scan concept and writing DFT friendly RTL.

  • Deep understanding of high-speed serial interconnect architectures such as 100G/200G per lane PAM4 and design trade-offs to drive attainment on metrics such as performance, power, and cost over the project lifetime.

  • Experience in synthesis, CDC, static timing analysis.

  • Exposure to SDF annotated simulations with good understanding of parasitic delays.

  • Experience in design management with detailed knowledge of development methodologies, design flows including EDA integration, foundry PDK and associated collaterals.

  • Strong analytical thinking and problem-solving skills with excellent attention to details.

  • Must be organized, self-motivated and able to work effectively across internal and end customers teams.

  • Must have excellent knowledge/experience with TSMC 7nm-2nm, i.e. understanding of power consumptions, area, estimated design and layout efforts for digital and analog blocks, technology limitations.

Highly Desired Qualifications:

- Understanding of micro architecture with standard peripherals such as AMBA BUS/I2C/SPI/UART.

- Deep understanding of Signal Integrity and Power Integrity modeling for High Speed designs.

- Understanding & exposure to verilog AMS simulation, experience in behavioral models of analog circuit will be helpful.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account