Broadcom Logo

Broadcom

IC Design Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
2 Locations
120K-192K Annually
Senior level
In-Office
2 Locations
120K-192K Annually
Senior level
Design and implement layouts for digital high-performance blocks, ensuring timing closure and optimal power/performance/area while collaborating with cross-functional teams.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI compute cores and CPUs. We are seeking
a motivated and technically strong engineer to join our team.

Job Description:
 Layout design of digital high-performance blocks
 Timing closure of the blocks with best PPA (power/performance/area)
 Debug LVS/DRC/ERC errors with verification tool
 Analyze the trade-offs and performance implications of different cell architectures
 Collaborate with design and layout engineers to optimize layout for area and performance
 Work with CAD, packaging and foundry teams in resolving layout and/or verification issues

Ideal Candidate Will Have:
 Strong understanding of physical implementation.
 Experience working with advanced semiconductor technologies.
 Experience in implementing low power and high-performance cores
 Excellent communication and cross-functional collaboration skills.
 Ability to analyze complex trade-offs and make data-driven decisions.
 Master’s degree with 6+ years or PhD with 3+ years of hands-on experience with Place and route tools; PhD in Engineering is a plus

Join us in shaping the next generation of high-performance compute technologies.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Cad
Place And Route Tools
HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

7 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Semiconductor
This role involves executing Physical Design tasks, managing RTL to silicon tape-out processes, and collaborating with IC Design RTL Engineers in a data center context.
Top Skills: Eda ToolsPerlTcl
7 Days Ago
In-Office
San Jose, CA, USA
141K-226K Annually
Expert/Leader
141K-226K Annually
Expert/Leader
Semiconductor
The role involves executing Physical Design, Synthesis, Physical Verification, and Timing Closure for IC design while collaborating with RTL engineers and managing the design process from RTL to tape-out.
Top Skills: Eda ToolsPerlTcl
7 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Semiconductor
The Physical IC Design Engineer will manage Physical Design tasks, timing closure, and collaborate with RTL Engineers, focusing on the full cycle from RTL to silicon tape-out.
Top Skills: Eda ToolsPerlTcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account