Broadcom Logo

Broadcom

IC Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
127K-203K Annually
Senior level
In-Office
San Jose, CA, USA
127K-203K Annually
Senior level
The IC Design Engineer will implement mixed-signal ASICs for consumer and satellite projects, involving physical design, verification, and collaboration with various teams. A focus on low-power technologies and extensive tool experience is essential.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

As a member of the Mixed-Signal ASIC Implementation team, you will be part of the team implementing new technologies from various exciting extremely low-power consumer electronic devices to high-performance Satellite projects. In addition, you will be directly involved with the following:

   Job Description
  • Leading and implementing chips in various high-volume consumer devices to Satellite projects from ultra-low power 40nm nodes, 16nm to 7nm.

  • Physical implementation of the blocks and top-level.

  • Floorplanning including multi-power domain, PG planning, block-shaping & clock-tree implementation

  • Interfacing with internal and external teams, including Design, IPs, and Library

  • Physical Verification for block and chip-level

  • Static and Dynamic IR drop Analysis. Signal and Power EM checks

  • Methodology & Flow development of Physical Design & Timing Closure  

  • Working independently with the Synthesis & STA owners and RTL design team on Physical implementation and Power-intent requirements 

  • Knowledge of ESD, IO padring, Analog integration, and exposure to various types of packages, including flip-chip, wlcsp is a plus.

  • Knowledge of AI tools preferable.

Requirement:

  • BS (Electrical)+ 12 years or MS (Electrical) +10 years of experience

  • Multiple tapeouts experience and extensive hands-on knowledge in various tools such as Innovus, VCLP, Formality, LEC, timing closure, and Calibre.

  • Cadence Innovus usage is essential.

  • TCL scripting is required, and Python is a plus

Additional Job Description:

Compensation and Benefits
The annual base salary range for this position is $127,100 - $203,400.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

9 Hours Ago
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Responsible for the design, development, verification, and debugging of high-speed digital IPs, including RTL design and power analysis.
Top Skills: Cdc CheckDebuggingPower AnalysisRtl DesignSystem VerilogTiming OptimizationVerification
4 Days Ago
In-Office
Santa Clara, CA, USA
159K-238K Annually
Senior level
159K-238K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Engineer will lead micro-architecture design, RTL development, and interact with multi-functional teams for SoC and component IP, ensuring high-performance designs through the front-end design flow.
Top Skills: CxlPciePerlPythonSpyglassVerilogVhdl
4 Days Ago
In-Office
Santa Clara, CA, USA
182K-273K Annually
Expert/Leader
182K-273K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
The engineer will design, verify, and evaluate digital circuits in high-speed ICs, improve design methodologies, and collaborate across teams for SerDes IP solutions.
Top Skills: CC++MatlabPerlSystemcSystemverilogTclUnix Shell ScriptingVeraVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account