Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:Job duties include:
- Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.
- Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
- Build pseudo-random tests to verify and get to full Functional coverage and bring the Verification to closure
- Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
- Work with other members of the team, guide/mentor junior team members
- Think differently and out-of-the-box to stress the DUT and verify it in an efficient way.
- Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
- Driver Verification quality and Efficiency improvements
Mandatory Requirements:
- Bachelor's degree in Electrical/Electronics/Equivalent with 12+ years of experience of Masters degree in Electrical/Electronics/Equivalent with 10+ years of experience
- 10+ years of experience in developing complex Verification Environments, developing Test plans, Functional coverage and pseudo-random testing
- Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification
- Very proficient in System Verilog and Verification Methodologies like UVM/VMM
- Good debug skills in analyzing regression failures and understanding of complex designs
- A good understanding of a complex protocol like PCI Express or other multi-layered protocol
- Work with the team and mentor junior engineers
These requirements are a plus:
- Experience in PCIe protocol
- Scripting knowledge of Python or Perl
- Comfort with Makefiles
- Experience with Verifying with other protocols like AXI
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $141,300 - $226,000
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Top Skills
Broadcom San Jose, California, USA Office
1320 Ridder Park Drive, San Jose, CA, United States, 95131
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


