Silicon Microstructures, Inc. Logo

Silicon Microstructures, Inc.

MEMS Process Engineer

Reposted 10 Days Ago
Be an Early Applicant
In-Office
Milpitas, CA, USA
Senior level
In-Office
Milpitas, CA, USA
Senior level
Drive yield and automation improvements for MEMS back-end manufacturing (wafer probing, dicing, AOI, wafer mapping). Use DOE and SPC, support R&D and capital equipment projects, define corrective actions, document process changes, train operators, and ensure process stability within the IATF16949 quality system.
The summary above was generated by AI
Company Description

Founded in 1991, Silicon Microstructures, Inc. is a world leader in the design and manufacture of Micro Electro-Mechanical Systems (“MEMS”) that lie at the heart of the advanced sensing market, enabling devices in the medical, industrial, digital consumer, security, and automotive sectors.

The company has established itself as a premier provider of MEMS-based pressure sensors for a range of markets, supplying advanced high and low-pressure sensor products that meet the stringent requirements for medical, industry and consumer safety. Silicon Microstructures’ design, production and quality control processes have enabled it to develop both the smallest and smartest pressure sensors available today. SMI offers a wide range of pressure sensors, including uncompensated sensors, temperature compensated and calibrated products as well as sensors systems consisting of an ASIC paired with a sensor die in a custom package.

Job Description

The Back End Process Engineer will drive yield improvements and implement more automation in the back end manufacturing processes at SMI.  The responsibilities include sustaining and improvement of wafer probing, wafer dicing, automated optical inspection (AOI), wafer mapping, and automated die pick and place processes.
The engineer will work in collaboration with the production and R&D team to develop high yielding products with great deal of attention to develop processes optimized for automation and manufacturability.   The engineer will play an active role in quality improvement in the framework of SMI’s IATF16949 quality management system.

Essential Functions 

  • Drive yield improvements through advanced automated wafer inspection
  • Manage electronic wafer map handling with database communications
  • Sustain and improve wafer probing / wafer dicing
  • Optimize processes by running DOEs and use of SPC to improve yield
  • Participate in successful Continuous Improvement Programs (CIP)  to improve cost and  manufacturability
  • Support the development of new processes in collaboration with R&D to enable new technologies / products
  • Lead and support capital equipment projects including qualification and tool release to production
  • Analyze  and verify  data for disposition non-conforming material
  • Define containment, corrective and preventive actions for process failures
  • Responsible for process stability of equipment and documentation for assigned production module
  • Document and present  process changes and experimental results to process review board
  • Train Operators and solicit feedback to optimize manufacturability
  • Create and update product documentation as needed

Qualifications

  • MS degree in Electrical Engineering is required
  • Minimum of 5 years of work experience with automated vision systems
  • Candidates with substantial university lab experience would count as work experience
  • Knowledge of wafer test, inspection and wafer mapping  
  • Programming skills in Visual Basic and Labview
  • Experience with Database integration
  • Position requires candidate to spend majority of working hours in the clean room environment
  • Experienced with problem solving and good time management skills
  • Knowledge of MS Office (Access, Excel, Word, Power point) and Statistical software tools
  • Excellent communication and interpersonal skills
  • Self-Starter, self-motivated with the ability to work effectively in a team environment

Additional Desired Skills and Experience

  • 2 - 3 years of work experience in MEMS/ Semiconductor wafer fab
  • Experienced with release of products, procedures, yield management and SPC
  • Labview skill to develop new programs
  • Python skills including ability to modify existing or write new Python programs
  • Previous experience with wafer probing and test automation is desired
  • Experience with STDF test data format
  • Experience with general wafer mapping formats such as Klarf, XML wafer maps and map conversion
  • Working knowledge of DOE, ANOVA, SPC in production environment
  • Knowledge of standard metrology equipment used in semiconductor/MEMS fabrication
  • Knowledge of ISO9001 or TS16949 quality systems

Additional Information

All your information will be kept confidential according to EEO guidelines.

Similar Jobs

Yesterday
In-Office
Santa Clara, CA, USA
98K-135K Annually
Expert/Leader
98K-135K Annually
Expert/Leader
Hardware • Semiconductor • Manufacturing
The MEMS Process and Yield Engineer will manage MEMS wafer yield, monitor data for yield issues, and drive improvements at the foundry. Responsibilities include qualifying process changes, analyzing experimental data, and maintaining product quality control.
Top Skills: Doe SoftwareJmpMems ProcessSpotfireStatistical AnalysisStatistical Process Control (Spc)Wafer Probe
2 Minutes Ago
Hybrid
San Francisco, CA, USA
99K-232K Annually
Senior level
99K-232K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Lead implementation of Zuora Quote-to-Revenue solutions, analyze client needs, design/configure Zuora Billing and CPQ solutions, manage projects and budgets, coach teams, deliver client training, and identify growth opportunities to improve finance operations and revenue automation.
Top Skills: Revenue Recognition AutomationZuora BillingZuora Cpq XZuora Quote-To-Revenue
2 Minutes Ago
Hybrid
San Francisco, CA, USA
77K-202K Annually
Senior level
77K-202K Annually
Senior level
Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Serve as a Zuora Solution Architect within PwC's Finance practice to analyze client needs, implement Zuora Quote-to-Revenue solutions, provide training and support, optimize subscription and revenue recognition processes, build client relationships, and deliver technical and strategic recommendations.
Top Skills: Zuora BillingZuora Cpq XZuora Quote-To-Revenue

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account