TP-Link USA Corporation Logo

TP-Link USA Corporation

PCB Layout Engineer

Posted 6 Days Ago
Be an Early Applicant
In-Office
Irvine, CA
120K-150K Annually
Mid level
In-Office
Irvine, CA
120K-150K Annually
Mid level
Design and release complex multi-layer PCBs for consumer networking products. Perform placement, routing, stack-up, impedance control, DFM, generate fabrication/assembly outputs, support vendors, collaborate with hardware/mechanical teams, and mentor junior layout engineers through prototype and production phases.
The summary above was generated by AI

About Us:

Headquartered in the United States, TP-Link Systems Inc. is a global provider of reliable networking devices and smart home products, consistently ranked as the world’s top provider of Wi-Fi devices. The company is committed to delivering innovative products that enhances people’s lives through faster, more reliable connectivity. With commitment to excellence, TP-Link serves customers in over 170 countries and continues to grow its global footprint.

We believe technology changes the world for the better! At TP-Link Systems Inc, we are committed to crafting dependable, high-performance products to connect users worldwide with the wonders of technology.

Embracing professionalism, innovation, excellence, and simplicity, we aim to assist our clients in achieving remarkable global performance and enable consumers to enjoy a seamless, effortless lifestyle.

Overview:

We are seeking an experienced PCB Layout Engineer to join our engineering team. As a PCB Layout Engineer for home network products, you will be responsible for complex PCB designs and layouts with thousands of components which contain CPU, DDR, FLASH, PHY, Wi-Fi RF modules, etc. You will work closely with hardware and mechanical-structural engineers throughout the process to jointly drive PCB prototyping and mass production.

Key Responsibilities:

  • Work closely with hardware, mechanical, and manufacturing teams to drive PCB layout from concept through production release.
  • Responsible for PCB placement, routing, stack-up implementation, impedance control, design rule checks, and final layout release.
  • Generate complete PCB fabrication and assembly outputs, including Gerber/ODB++, drill files, assembly drawings, fabrication notes, pick-and-place files, and related manufacturing documents.
  • Support PCB fabrication and assembly issues, respond to vendor EQs, and work with PCB suppliers and CMs to resolve layout or manufacturing concerns.
  • Translate schematic intent and electrical requirements into layout constraints for high-speed signals, RF traces, power paths, analog circuits, and critical component placement.
  • Collaborate with mechanical teams to meet enclosure, connector, antenna, thermal, mounting, keep-out, and assembly requirements.
  • Support high-speed, RF, and power layout design, including controlled impedance routing, length matching, return path management, RF isolation, decoupling placement, high-current routing, and thermal copper design.
  • Apply DFM/DFA/DFT principles to improve manufacturability, assembly yield, testability, and product reliability.
  • Own the creation, verification, and maintenance of PCB footprints, symbols, 3D models, and CAD libraries.
  • Support design reviews, prototype builds, EVT/DVT/PVT, ECO/ECN updates, and layout revisions based on design, validation, or manufacturing feedback.
  • Mentor early career PCB layout engineers, provide technical guidance, and contribute to CAD team training, layout standards, review checklists, and best practices.

Requirements

Required Qualifications:

  • 3+ years of professional experience working in PCB layout or design.
  • Full understanding of PCB layout techniques to meet mechanical, electrical, and manufacturing requirements.
  • Ability to read and interpret schematics and apply best practices appropriate for each design.
  • Experience in independently driving board-level PCB design using EDA tools.
  • Excellent communication skills and ability to work effectively with others.

Preferred Qualifications:

  • Experience working with CAD tools such as OrCAD, Allegro.
  • Experience in consumer networking, wireless router, gateway, mesh Wi-Fi, IoT hub, access point, or similar connected device development.
  • Experienced in designing high-speed signal interfaces such as RF, MDI, DDR, PCIe, USB and RGMII/SGMII, etc.
  • Experience with developing component libraries and library management.

Benefits

Salary range: $120,000-$150,000

  • Fully paid medical, dental, and vision insurance (partial premium coverage for dependents)
  • Employer quarterly contributions to 401k funds
  • 15 days accrued vacation
  • 11 paid holidays
  • Bi-annual reviews, and annual pay increases
  • Health and wellness benefits, including free gym membership
  • Quarterly team-building event

At TP-Link Systems Inc., we are continually searching for ambitious individuals who are passionate about their work. We believe that diversity fuels innovation, collaboration, and drives our entrepreneurial spirit. As a global company, we highly value diverse perspectives and are committed to cultivating an environment where all voices are heard, respected, and valued. We are dedicated to providing equal employment opportunities to all employees and applicants, and we prohibit discrimination and harassment of any kind based on race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Beyond compliance, we strive to create a supportive and growth-oriented workplace for everyone. If you share our passion and connection to this mission, we welcome you to apply and join us in building a vibrant and inclusive team at TP-Link Systems Inc.

Please, no third-party agency inquiries, and we are unable to offer visa sponsorships at this time.

Similar Jobs

7 Days Ago
In-Office
Santa Clara, CA, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Own multi-layer PCB layouts for high-performance AI and computing products. Route high-speed interfaces (GDDR/LPDDR/DDR, PCIe Gen5/6, Ethernet, USB), apply layout rules, select advanced fabrication (HDI, blind/buried vias, back drilling, VIPPO), collaborate with power, SI, and mechanical teams, and resolve DFM/DFA/DFT feedback to meet manufacturability and regulatory standards.
Top Skills: AltiumBack DrillingBlind ViasBuried ViasCadence AllegroCadence PulseCadence V25.1CeDdrDfaDfmDftEthernet Ieee 802.3BjEthernet Ieee 802.3CdEthernet Ieee 802.3CfFccGddrHdiIpcLpddrPcie Gen5Pcie Gen6PdnRohsSiUlUsbVippo
13 Days Ago
In-Office
110K-160K Annually
Mid level
110K-160K Annually
Mid level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Design and lay out multi-layer PCBs (2–32 layers) from schematic review through manufacturable release. Create fabrication/assembly deliverables, set stack-ups and design rules, perform DRC/ERC, support DFM, manage component libraries, and collaborate with electrical, mechanical, and manufacturing teams to meet performance, thermal, and EMI/EMC requirements.
Top Skills: Altium DesignerBomConfiguration Management ToolsDesign Rule Check (Drc)Electrical Rule Check (Erc)Emi/Emc ConsiderationsGerberHigh-Speed Digital LayoutIpc SpecificationsPcb Layer Stack-UpPower Electronics LayoutRevision ControlRf LayoutThermal Management
14 Days Ago
In-Office
92K-171K Annually
Senior level
92K-171K Annually
Senior level
Aerospace • Logistics • Security • Software • Cybersecurity
Design and review high-reliability PCBs for aerospace/space programs using Mentor Xpedition. Incorporate multidisciplinary constraints, ensure compliance with PCB design processes and manufacturability, lead design reviews, create schedules, and apply IPC and internal build standards for producible, high-reliability electronics.
Top Skills: Ipc Industry StandardsMentor XpeditionMil-Std PartsPcb CadSiemens Xpedition

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account