The role involves leading the physical design of ASICs, overseeing all phases from RTL to GDSII, and enhancing design methodologies.
Join the leading chiplet startup! As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PNR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV – DRC, LVS, Antenna). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Define and execute IP block and partition physical design strategy across projects, aligning schedules, resources, and milestones to company tapeout goals.
- Lead mixed signal placement and routing, enforcing analog keepouts, shielding, and DRC aware methodologies while integrating digital logic cleanly.
- Own system and block integration for floorplanning, power, placement, CTS, and constraints, ensuring consistent interfaces across hierarchy and reuse
- Drive end to end IP physical implementation from RTL handoff through GDSII, managing iterations, ECOs, and closure plans across corners
- Develop and maintain block specific flow customizations for synthesis, PNR, EM IR, STA, and physical verification to improve QoR and predictability
- Deliver robust constraints methodology, pushing timing intent from system to block and back, maintaining mode and corner correctness for signoff
- Run and close subsystem signoff including STA, EM IR, SI, DRC, LVS, antenna, and metal fill, meeting reliability and manufacturability requirements
- Optimize clock architecture and CTS for skew, latency, and power, including skew group definitions and balancing across library corners
- Collaborate with front end, DFT, packaging, and manufacturing to resolve integration risks, test mode impacts, and physical interface requirements
- Provide clear status, risk, and mitigation reporting to leadership, using metrics driven dashboards for PPA, convergence, and schedule predictability
Minimum Qualifications:
- Expertise in physical design, timing closure, and signoff for small to large ASIC IP blocks, including mixed signal integration and subsystem closure ownership
- Strong hands-on experience with floorplanning, power planning, placement, CTS, routing, EM IR, STA, and PV signoff across MMMC scenarios
- Proven ability to improve flows through automation and scripting, with disciplined debug skills and data driven QoR and runtime optimization mindset
- Excellent cross functional leadership and communication skills to drive alignment, technical reviews, and closure decisions under aggressive timelines
Eliyan Corporation Santa Clara, California, USA Office
Santa Clara, California, United States
Similar Jobs
Automotive • Professional Services • Software • Consulting • Energy • Chemical • Renewable Energy
Performs on-site safety and non-safety certification inspections, quality-system audits, field evaluations, testing, equipment calibration checks, and compliance reviews. Analyzes test results, identifies nonconformities, supports corrective actions, documents findings, communicates with manufacturers and authorities, and performs engineering calculations across electrical, mechanical, chemical, and fire-protection disciplines. Requires local and regional travel, remote work, customer interaction, and bilingual French-English communication.
Top Skills:
AmmetersIndustrial Control PanelsMicrometersSchematic DiagramsUl 508AUl StandardsVoltmeters
Automotive • Professional Services • Software • Consulting • Energy • Chemical • Renewable Energy
This role involves leading technical due-diligence for energy projects, performing financial assessments, managing client relationships, and mentoring junior staff.
Top Skills:
Energy StorageFinancial ModelsHybrid Renewable PortfoliosProject ContractsSolar + StorageTechnical Due-Diligence
Artificial Intelligence • Cloud • Computer Vision • Hardware • Internet of Things • Software
Generate and qualify enterprise sales opportunities for Samsara’s SaaS products by conducting approximately 50 daily cold calls, mapping accounts, engaging executives, and building product demand. The role requires resilience, curiosity, collaboration, and the ability to learn technical concepts and use AI in daily workflows. Successful representatives may advance to closing sales roles within two years.
Top Skills:
Artificial Intelligence (Ai)Internet Of Things (Iot)Linkedin Sales NavigatorSalesforceZoominfo
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
