The Performance Modeling Architect will develop and deploy performance models for HBM products, guiding architecture decisions through data analysis and the correlation of performance with customer workloads.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.
As a Performance Modeling Architect on the HBM Architecture team, you will be responsible for defining, developing, and deploying performance models that guide the architecture and design of next-generation HBM products. You will work closely with the architecture, design, firmware, and system teams to analyze workloads, quantify architectural trade-offs, and predict system-level performance.
This role is critical in enabling data-driven architectural decisions, bridging early architectural concepts with silicon results and customer use cases.
Responsibilities will include, but are not limited to:
Required Experience
Successful candidates for this position will have
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$112,000.00 - $238,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Our vision is to transform how the world uses information to enrich life for all. Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing.
As a Performance Modeling Architect on the HBM Architecture team, you will be responsible for defining, developing, and deploying performance models that guide the architecture and design of next-generation HBM products. You will work closely with the architecture, design, firmware, and system teams to analyze workloads, quantify architectural trade-offs, and predict system-level performance.
This role is critical in enabling data-driven architectural decisions, bridging early architectural concepts with silicon results and customer use cases.
Responsibilities will include, but are not limited to:
- Research and prototype advanced memory and system architectures for AI accelerators (GPUs and custom AI accelerators).
- Develop architectural performance models at multiple levels of abstraction (HBM-level, GPU-level, rack-level, etc.).
- Model bandwidth, latency, concurrency, and contention behavior across HBM subsystems, memory controllers, interconnects, and interfaces.
- Analyze real customer and industry workloads (e.g., AI training/inference, HPC) to identify performance bottlenecks and scaling limits.
- Correlate performance models with RTL, emulation, prototyping, and silicon data to improve model fidelity and predictive accuracy.
- Drive memory hierarchy optimization across HBM, DRAM, storage, and on-chip structures (caches, SRAM, NoC)
- Develop power and performance models and evaluate architecture tradeoffs to guide roadmap decisions for future HBM generations.
- Collaborate multi-functionally to translate modeling insights into clear product and roadmap recommendations.
Required Experience
- PhD in Computer Architecture, Electrical/Computer Engineering, or related field (or MS with 3+ years of relevant experience).
- Strong understanding of GPU/accelerator architecture and system-level design fundamentals.
- Deep knowledge of memory hierarchy (caches / SRAM / NoC / HBM / DRAM) and AI workload behavior.
- Hands-on experience with performance analysis and/or modeling of GPU/accelerator systems.
- Proficiency in C++ and Python; experience with CUDA; familiarity with ML frameworks (e.g., TensorFlow or PyTorch).
Successful candidates for this position will have
- Strong experience in performance modeling, system modeling, or architectural analysis.
- Solid understanding of memory subsystem architecture, especially HBM, DRAM, and high-bandwidth interfaces.
- Experience analyzing system-level performance tradeoffs (bandwidth vs latency, power vs performance, area vs scalability).
- Proficiency in model development using C++, Python, SystemC, or similar languages.
- Familiarity with SoC architecture, memory controllers, interconnects, and IP integration.
- Experience correlating models with RTL, emulation, or silicon measurements.
- Experience optimizing at a low level (e.g., PTX/SASS) and/or using GPU profiling tools.
- Publications or research contributions in AI hardware acceleration, memory systems, or rack-scale architecture.
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$112,000.00 - $238,000.00 a year
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Top Skills
C++
Cuda
Python
PyTorch
Systemc
TensorFlow
Micron Technology Milpitas, California, USA Office
540 Alder Dr, Milpitas, CA, United States, 95035
Similar Jobs at Micron Technology
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The AI & Digital Transformation Lead will drive AI initiatives, enhance operational efficiency, and measure business impacts in Micron's Cloud Memory Business Unit.
Top Skills:
AIAnalyticsAutomationGenaiProject Management Tools
Artificial Intelligence • Hardware • Information Technology • Machine Learning
As a Principal Design Engineer, you will lead the design and analysis of mixed-signal circuits for memory technologies, engaging in simulations, layouts, and verifications.
Top Skills:
CadenceSpiceUnixVerilog
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Application Engineer at Micron provides technical support in integrating Micron products into embedded applications, collaborating with teams to secure design-wins, conducting trainings, and addressing customer needs.
Top Skills:
Electrical EngineeringElectronic Board DesignEmbedded SystemsLogic AnalyzersMemory ArchitectureOscilloscopeProtocol AnalyzersSystem Validation
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

.jpeg)