Headway Technologies, Inc. Logo

Headway Technologies, Inc.

Photolithography Process Development Engineer (51118)

Posted 13 Days Ago
Be an Early Applicant
In-Office
95035, Milpitas, CA, USA
121K-160K Annually
Junior
In-Office
95035, Milpitas, CA, USA
121K-160K Annually
Junior
Develop and implement photolithography processes for next-generation magnetic recording heads, design and run experiments, analyze data to improve yield, qualify new tools, implement process control, and collaborate with cross-functional teams while overseeing process technicians and ensuring manufacturing readiness and safety compliance.
The summary above was generated by AI

TITLE:                        PHOTOLITHOGRAPHY PROCESS DEVELOPMENT ENGINEER

FLSA STATUS:          EXEMPT

REPORTS TO:          DIRECTOR OR MANAGER, PHOTOLITHOGRAPY PROCESS OR MANUFACTURING ENGINEERING

SUMMARY:

Under the direction of the department Director, the Photolithography Process Development Engineer is responsible for the developing and implementing new photolithography processes for next generation magnetic recording heads, including implementing new photolithography processes which ensure product manufacturability; designs and conducts experiments, analyzes data, and presents findings; research, selects, and qualifies new tools which improve efficiency and yield. This position is located in Milpitas, California.

ESSENTIAL FUNCTIONS:

  • Develops and implements new photolithography processes for next generation magnetic recording heads
  • Implements new process control schemes or methodologies which ensure product manufacturability
  • Designs and conducts experiments, analyzes data, and develops recommendations for improving performance and yield while reducing scrap
  • Adheres to appropriate timeline for introducing new processes into the manufacturing line
  • Partners with other groups and departments, including process and product engineering to develop and deliver products and programs
  • Oversees the work of the Process Technicians to ensure accurate process execution and efficient wafer disposition
  • Adheres to all safety policies and procedures as required
  • Performs other duties of a similar nature or level*
Qualifications

MINIMUM QUALIFICATIONS:

  • Bachelor’s degree in Materials Science, Physics, or Electrical Engineering and/or equivalent relevant experience; PhD preferred
  • One to three years of experience working in the magnetic recording head, hard disk drive, or semiconductor industry in Process Development
  • Experience working in a wafer fab manufacturing environment
  • Experience with Statistical Process Control (SPC)
  • Proficient in the use of Microsoft Office Applications

Knowledge, Skills, and Abilities:

  • Knowledge of semiconductor or HDD industry principles, practices, and techniques
  • Knowledge of wafer fabrication processing techniques, including process development and integration practices
  • Knowledge of TMR and PMR processes and applications
  • Knowledge of wafer manufacturing principles, processes, and equipment
  • Knowledge and ability to use Microsoft Office applications to create spreadsheets, Word documents, and presentations
  • Knowledge and ability to use Statistical Process Control (SPC) to analyze data, create reports, present findings, and recommend appropriate action
  • Able to communicate effectively, both verbally and in writing, with all levels of contractors, consultants, employees, and management
  • Able to work productively and collaboratively with all levels of employees and management
  • Able to comply with all safety policies and procedures
  • Demonstrated organizational and time management skills
  • Demonstrated problem-solving and trouble shooting skills
  • Flexible and able to prioritize

The annual rate for this full-time position is between $121,000.00-$160,000.00 + bonus target + benefits. Within the range the individual pay may differ depending on additional factors including job responsibilities, job related knowledge, skills, abilities, education, and experience. The annual pay range shown is subject to change and may be modified periodically.

WORKING CONDITIONS:

The Photolithography Process/Manufacturing Engineer works primarily in an office environment from Monday thru Friday. The schedule may be altered from time-to-time to meet business or operational needs; may travel from site-to-site as needed.  May also work in a class 100 ESD sensitive wafer fab manufacturing facility; adheres to required safety and dress standards. May be exposed to hazardous chemicals, fumes, or vapors and excessive noise from time-to-time while in the wafer manufacturing facility; stands and walks; performs various fine grasping movements, bends, and twists; operates a computer and enters information using a keyboard, operates a telephone, and other office equipment. May occasionally be required to push, pull, or lift up to 10 pounds.

*Other duties of a similar nature or level are duties that may be required but may not be specifically listed in the job description or posting.

TDK/Headway Technologies, Inc. provides equal employment opportunities (EEO) to all employees and applicants for employment without regard to race, color, religion, gender, national origin, age, disability, or genetics. Applicants requiring accommodation in order to complete the application process should contact the Headway Human Resources Department.

Similar Jobs

44 Minutes Ago
In-Office
146K-239K Annually
Senior level
146K-239K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Provide senior technical oversight and customer advocacy for 737NG and 737 MAX fleets. Coordinate resolution of in-service safety and economic issues, lead cross-functional reviews and boards, represent customers internally, and travel domestically/internationally to support technical and executive meetings. Support 24/7 fleet operations and drive timely resolution of complex problems.
44 Minutes Ago
In-Office
96K-174K Annually
Senior level
96K-174K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
The Contracts Management Specialist leads contract actions, including proposal preparation, negotiation, and administration, while maintaining customer relationships and compliance with federal contracting practices.
Top Skills: Costpoint
44 Minutes Ago
In-Office
100K-136K Annually
Junior
100K-136K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Perform astrodynamics analyses (transfer orbit design, propellant budgeting, mission planning, station-keeping), support mission operations from launch through on-orbit, define spacecraft systems requirements, develop/identify astrodynamics software tools, and collaborate with customers, launch providers, and program teams across orbit regimes.
Top Skills: Matlab

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account