Intel Logo

Intel

Physical Design Engineer - CPU Core

Posted 17 Days Ago
Be an Early Applicant
In-Office
Folsom, CA
106K-200K Annually
Mid level
In-Office
Folsom, CA
106K-200K Annually
Mid level
The role involves physical design implementation of CPU cores, including synthesis, static timing analysis, and power optimization, ensuring manufacturability and quality compliance.
The summary above was generated by AI
Job Details:

Job Description: 

Intel's Silicon Engineering Group seeks a CPU Core Physical Design Engineer to work on the physical implementation of cutting-edge processor designs from RTL to manufacturing-ready GDS. This role requires experience in physical design methodologies and CPU-specific design challenges to deliver world-class, high-performance, low-power processors that power Intel's industry-leading products.

Key Responsibilities

Physical Design Implementation

  • Execute complete physical design flow for custom CPU designs from RTL to GDS, creating manufacturing-ready design databases
  • Perform synthesis, place and route, clock tree synthesis, floorplanning, and power/clock distribution for complex CPU cores
  • Conduct static timing analysis, reliability analysis, and power/noise analysis for high-performance processor designs
  • Optimize CPU designs to improve critical product parameters including power, frequency, and area

Verification & Signoff

  • Execute comprehensive verification and signoff processes including formal equivalence verification and static timing analysis
  • Perform reliability verification, static and dynamic power integrity analysis, and layout verification
  • Conduct electrical rule checking (ERC) and structural design checking to ensure manufacturing compliance
  • Ensure design quality and manufacturability across all verification domains

CPU-Specific Expertise & Optimization

  • Apply specialized knowledge in CPU structural and physical design including physical clock design and timing closure
  • Perform coverage analysis, multiple power domain analysis, structured placement, and routing optimization
  • Implement design-for-test (DFT) methodologies specific to CPU architectures
  • Collaborate closely with logic, circuit, architecture, and design automation teams to optimize microarchitectures

Technology Leadership & Innovation

  • Work with industry EDA vendors to build and enhance tool capabilities for high-speed, low-power synthesizable CPU design
  • Analyze design results and provide recommendations to improve current and future CPU microarchitectures
  • Participate in development and improvement of physical design methodologies and flow automation
  • Drive adoption of advanced design techniques and emerging technologies

Qualifications:

The Minimum qualifications are required to be initially considered for this position.  Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications

  • Bachelor's degree in Computer Engineering, Computer Science, Electrical Engineering, or STEM-related field of study
  • 2+ years of experience in VLSI circuit design and synthesis
  • 1+ years of experience in static timing analysis
  • 1+ years of experience in low power design methodologies
  • Experience with physical design EDA tools (i.e. Synopsys, Cadence, Mentor Graphics)
  • Experience with timing closure, power optimization, and signal integrity analysis

Preferred Qualifications

  • Postgraduate degree (Master's/PhD) in Computer Engineering, Computer Science, Electrical Engineering, or STEM-related field of study
  • Experience with x86 CPU architecture and Intel processor designs
  • Experience with Tcl, Perl, Python Programming
  • Experience in CPU microarchitecture and high-performance design principles

What We Offer

  • Competitive compensation and comprehensive benefits
  • Opportunity to work on industry-leading CPU architectures and technologies
  • Access to cutting-edge EDA tools and advanced process technologies
  • Collaboration with world-class CPU architects and design engineers
  • Professional development and career advancement opportunities
  • Direct impact on products powering global computing infrastructure

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Folsom

Additional Locations:

Business group:The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Top Skills

Cadence
Eda Tools
Mentor Graphics
Perl
Python
Synopsys
Tcl
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Similar Jobs

13 Minutes Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
120K-155K Annually
Mid level
120K-155K Annually
Mid level
Fintech • Payments • Financial Services
As a Compliance Officer, you will ensure adherence to compliance obligations in the Card Network and payments industry, translating policies, providing guidance, and managing relationships with various stakeholders.
Top Skills: Card NetworksPayment Methods
12 Hours Ago
In-Office
218K-296K Annually
Senior level
218K-296K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Manage Acoustic Programs at Boeing, leading integrated product teams, stakeholder relationships, and ensuring program execution in underwater acoustic systems for ASW platforms.
Top Skills: Earned Value ManagementProgram Management
12 Hours Ago
In-Office
96K-118K Annually
Junior
96K-118K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
This role involves managing certification plans for aircraft components, ensuring compliance with regulatory standards, and coordinating across various engineering teams.
Top Skills: Capto (Certification Tracking)Customer & Supplier Data Submittal Tool (Csdt)Design Change Classification System (Dccs)

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account