Broadcom Logo

Broadcom

Physical Design Engineer

Reposted 13 Hours Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
Design and implement physical layouts for power grids and interconnects, automate processes, and analyze high-speed signal interconnects for advanced IC technologies.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The ASIC Products Division at Broadcom has developed some of the most complex IC solutions and technologies over the last two decades. Our products power the internet in areas such as machine learning, cloud computing, wireless infrastructure, and networking. We develop some of the most advanced technologies in the industry encompassing 3D and 2.5D interconnects.

We are seeking a design engineer with physical layout skills to develop our next generation products with a focus on parallel interfaces. The job requires aspects of a successful layout engineer, an electrical background, a strong interest in 2.5D and 3D IC development, and new technology pathfinding. The candidate will work on a mix of customer products and development of new interconnect technologies and IP for MCM, 2.5D, and 3D ICs, working alongside R&D, IP development, customers, and manufacturing partners.

This is an exciting opportunity to develop new ideas, design the next generation of leading edge ASIC products, and work on the most advanced technologies in the industry.

Responsibilities:

  • Design implementation and physical layout implementation of power grids, 2.5D and 3D die-die interconnects.

  • DRC, LVS, and electrical checking.

  • Ability to automate common processes and design steps.

  • Development of high-speed signal interconnects working alongside SI and PI engineers.

  • Electrical analysis and optimization of ubump and RDL patterns.

  • Evaluation and development of new 2.5D and 3D interconnect technologies.

  • Technology and testchip roadmapping with a focus on advanced packaging.

Skills and Experience:

  • Independent, self-starter who can work across a worldwide organization and customer base.

  • Ability to manage multiple concurrent customers under short timelines.

  • Comfort with providing guidance and direction with incomplete information.

  • Experience with various IC, Package and PCB layout databases and tools.

  • Strong TCL, Python scripting experience to automate routine tasks.

  • Bachelor's degree in Electrical Engineering or Computer Science and 12+ years related work experience or a Master's degree in Electrical Engineering or Computer Science and 10+ years related work experience.

Additional Job Description:

Compensation and Benefits
The annual base salary range for this position is $141,300 - $226,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

Yesterday
In-Office
Santa Clara, CA, USA
164K-312K Annually
Senior level
164K-312K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The Physical Design Timing Engineer will perform SOC level timing analysis, ensuring designs meet performance and functionality requirements, collaborating with various teams to optimize solutions.
Top Skills: Clock Network DesignPhysical Design ToolsStatic Timing AnalysisSystem-On-Chip (Soc)Tcl ScriptingTiming Extraction Tools
2 Days Ago
In-Office
San Jose, CA, USA
2K-2K Annually
Junior
2K-2K Annually
Junior
Artificial Intelligence • Hardware • Information Technology • Professional Services
The Physical Design Engineer will oversee outsourcing of physical designs, optimize tool flows, and drive project dashboards while improving CAD infrastructure for ASIC development.
Top Skills: Eda ToolsGdsii Sign-OffPhysical DesignPythonRtl SynthesisUpf-Based Low Power Design
6 Days Ago
In-Office
106K-200K Annually
Mid level
106K-200K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The Physical Design Engineer will execute the physical design flow for CPU cores, conduct various analyses, optimize designs, ensure compliance, and collaborate with cross-functional teams on advanced design techniques.
Top Skills: CadenceEda ToolsMentor GraphicsPerlPythonSynopsysTclVlsi Design

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account