Broadcom Logo

Broadcom

Physical Design Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
4 Locations
127K-226K Annually
Expert/Leader
In-Office
4 Locations
127K-226K Annually
Expert/Leader
The Physical Design Engineer will focus on design implementation for ASIC/SoC, including place-and-route, timing closure, and physical verification, leveraging tools to optimize performance, power, and area metrics while meeting design methodologies.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Responsibilities Include:

  • Work on Design Implementation activities related to place and route and/ or timing closure – floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC).
  • Drive tools and methodologies to achieve desired PPA metrics.
  • Complete equivalence checks, STA, Timing closure and power optimization.
  • Implement timing and functional ECOs.
  • Apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.

Qualifications Desired:

  • Primary expertise in place and route and/or timing (constraints, STA) can be considered for this position.
  • Proficient in design implementation activities both at block and SoC level.
  • Well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification and/ or constraints development, constraints validation, timing analysis and closure.
  • Experience with formal verification, timing analysis and Eco implementation.
  • Experience with tools such as Primetime, ICC2, Innovus, Caliber, LEC, PrimeTime etc is highly desirable.
  • Full chip tapeout experience based on 7nm and lower technologies is highly preferred.
  • Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.

Additional Requirements:

  • Good problem solver.
  • Self starter who can work independently.
  • Experienced in working in a global team and dynamic environment.
  • Possess ability to learn and adapt to new tools and methodologies on the fly.
  • Excellent communication skills.

Education required:

  • BS in Electrical Engineering/ Computer Engineering or related field and 12+ years of related experience; or an MS in Electrical Engineering/ Computer Engineering or related field and 10+ years of related experience.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $127,100 - $226,000. 

 

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Caliber
Icc2
Innovus
Lec
Primetime
HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

19 Days Ago
Easy Apply
In-Office or Remote
4 Locations
Easy Apply
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The Physical Design Engineer will optimize power intent and delivery networks for AI silicon, develop UPF and power grid flows, and collaborate on automated design methodologies.
Top Skills: CadPerlPythonRedhawkTclUpfVoltus
15 Days Ago
Easy Apply
In-Office or Remote
4 Locations
Easy Apply
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The Timing Engineer will perform static timing analysis, optimizing paths and constraints to ensure chip performance while collaborating with various engineering teams.
Top Skills: PerlPythonSpice ModelingSta ToolsTcl
3 Hours Ago
Remote or Hybrid
United States
76K-95K Annually
Mid level
76K-95K Annually
Mid level
Digital Media • Gaming • Information Technology • Software • Sports • Esports • Big Data Analytics
As a Financial Crimes Investigations Specialist, you'll lead financial crime investigations, perform secondary reviews, write reports, and mentor junior investigators while ensuring compliance with regulations.
Top Skills: Google Enterprise ToolsMS Office

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account