System Canada Technologies Logo

System Canada Technologies

Physical Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Irvine, CA
Mid level
In-Office
Irvine, CA
Mid level
Perform full-chip and block-level physical design from netlist handoff to GDS tapeout: floorplanning, place-and-route, CTS, timing closure, physical verification, IR/crosstalk/EM analysis, automation via TCL/Perl, and collaborate with logic designers on complex SoCs using low-power techniques.
The summary above was generated by AI
Company Description

SCT resources have a broad range of skills in different technologies. The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Job Description

Job Description:

Physical design implementation at block or top level, low power techniques and timing closure


Job Duties Include:

- Will own all parts of the physical design process from netlist handoff to tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Verify effects of crosstalk, IR drop and electromigration

- Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation

- Work very closely with logic designers, who are members of this same group, to build complex SOC's


Job Requirements:

- BSEE with 6+ (or MSEE with 3+) years related experience;

- Physical design knowledge, from netlist handoff to GDS tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Experience with 45nm or 28nm technology

- Experience with low power techniques

- Experience with TCL and Perl

- Excellent communication and presentation skills

- Well organized, methodical and detail oriented

Similar Jobs

20 Days Ago
In-Office
177K-334K Annually
Senior level
177K-334K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The SoC Physical Design Engineer will manage SoC block implementations, ensure timing closure, integrate IPs, and conduct physical signoff while driving design optimization.
Top Skills: Cadence InnovusCadence TempusPerlPythonShellSiemens CalibreSynopsys Icc2Synopsys PrimetimeTcl
Yesterday
In-Office
San Jose, CA, USA
Senior level
Senior level
Information Technology • Professional Services • Consulting
Design and implement GPU physical design including floorplanning, power/clock distribution, P&R, timing closure, power/noise analysis, RC extraction, and back-end verification; develop CAD/physical design flows and tools.
Top Skills: CC++Cadence ConformalDesign CompilerMakeMrvPerlPlace And RoutePower/Clock DistributionPrimetimeRc ExtractionSchemeSkillStatic Timing AnalysisSynopsys Eda ToolsSynopsys IcciiSystemverilogTcl
8 Days Ago
In-Office
Santa Clara, CA, USA
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Develop methodologies, models, and flows for advanced process design rules and validate them via silicon. Support IP and SoC teams with APR, signoff, and PPA optimization. Diagnose prototype issues, run experiments to ensure yield and reliability, and communicate process requirements to design teams.
Top Skills: CadenceEdaGdsPlace And Route (Apr)PpaRtlSignoffSynopsys

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account