Astera Labs Logo

Astera Labs

Principal Analog Mixed-Signal Design Engineer

Posted 2 Days Ago
Be an Early Applicant
Easy Apply
In-Office
Irvine, CA
160K-240K Annually
Senior level
Easy Apply
In-Office
Irvine, CA
160K-240K Annually
Senior level
Design and verify advanced mixed-signal circuits, focusing on PLL, ADC, and clocking blocks for AI infrastructure. Collaborate across teams to meet performance targets.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description:

As an Analog/Mixed-Signal IC Design Engineer, you will be part of a key team designing sophisticated advanced node CMOS products. Your responsibilities will include developing and verifying circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs to meet performance targets. You will also work on analog and clocking blocks for connectivity applications, using industry-standard tools like Spectre and MATLAB. The company seeks a highly motivated designer for this role

Basic Qualifications:

  • Strong academic and technical background in electrical engineering. A Master’s or PhD degree in EE is required, preferably from a top-tier university.
  • 8+ years of experience supporting or developing complex analog IC designs.

Required Experience:

  • Hands-on experience in designing high-speed mixed-signal circuits including ADC/DAC data converters, RX front-end, TX driver/serializer, low-jitter PLLs, TX/RX calibration, low-jitter CLK distribution are other high-speed analog circuits is a must
  • Have a deep understanding of biasing, band-gaps, reference circuits, opamps, comparators and other analog circuits
  • Solid track-record for implementation of analog circuits high-speed data transmission.
  • Design and tape out experience in advanced CMOS nodes (ex. 7nm, 5nm 3nmFinFET) is a must.
  • Solid fundamentals in detailed transistor-level design, feedback/stability analysis, and noise/jitter analysis.
  • Knowledge of TIA design and drivers for optical applications is highly desirable
  • Experience in RFIC design for wireless or wireline communication systems is highly desirable.
  • Strong technical independent contributor with a proven ability to drive results.
  • Excellent teamwork, presentation, and documentation skills.
  • Ability to collaborate with global teams across multiple time zones and deliver under pressure with strict deadlines.
  • Strong experience in lab chip bring-up and debugging efforts.

Preferred Experience:

  • Relevant research publications and/or patents in analog or RF IC design.
  • Familiarity in programming/scripting languages such as Python, Matlab, or C.
  • Experience with PCB design.
  • Familiarity with Verilog RTL or DSP design concepts.
  • Knowledge of optical transceivers.
  • Expertise in ESD protection techniques and IC packaging methodologies.

The base salary range is $160,000.00 USD – $240,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Top Skills

C
Cmos
Matlab
Python
Spectre
HQ

Astera Labs Santa Clara, California, USA Office

Santa Clara, CA, United States, 95054

Similar Jobs

23 Days Ago
In-Office
Irvine, CA, USA
193K-285K Annually
Expert/Leader
193K-285K Annually
Expert/Leader
Semiconductor
Design and implement advanced mixed signal circuits, ensuring performance targets are met and managing verification processes using industry tools.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
8 Days Ago
In-Office
Westlake Village, CA, USA
142K-210K Annually
Senior level
142K-210K Annually
Senior level
Semiconductor
Design and validate high-performance RF and Analog circuits, specifically transimpedance amplifiers and related technologies, while leading a team of designers.
Top Skills: AnalogBicmosCmosEda Cad ToolsMixed-SignalRfSige
An Hour Ago
Easy Apply
Hybrid
3 Locations
Easy Apply
180K-243K Annually
Expert/Leader
180K-243K Annually
Expert/Leader
Fintech • Payments • Financial Services
The Head of Developer Relations will enhance the developer experience by leading strategy, managing a team, and facilitating community engagement to drive product impact.
Top Skills: APIsDeveloper ToolsProgramming LanguagesSdks

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account