SpaceX Logo

SpaceX

Principal DFT Engineer (Silicon Engineering)

Reposted 2 Days Ago
Be an Early Applicant
Easy Apply
In-Office
Sunnyvale, CA, USA
210K-280K Annually
Expert/Leader
Easy Apply
In-Office
Sunnyvale, CA, USA
210K-280K Annually
Expert/Leader
The Principal DFT Engineer will lead DFT architectures for ASICs in a collaborative environment, optimizing test methodologies and developing automation scripts for testing.
The summary above was generated by AI

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

PRINCIPAL DFT ENGINEER (SILICON ENGINEERING)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. 

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering and ASIC implementation). In this role, you will be developing next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.   

RESPONSIBILITIES:

  • Lead implementation and optimization of DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, leveraging Siemens Tessent tools for RTL and gate netlist DFT implementation
  • Own ATPG tools and methodologies, including generating patterns for stuck-at, transition, and path delay fault models, while focusing on pattern compression, diagnosis, and hierarchical test flows. Provide post-silicon testing and validation support
  • Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools
  • Integration and verification of Design for Test (DFT) fabrics and IP within Subsystems
  • Run and debug non-timing and SDF annotated gate level simulations
  • Develop test scripts, automate processes, and analyze data using programming languages such as Perl, Python, Tcl, or C+

BASIC QUALIFICATIONS:

  • Bachelor’s degree in electrical engineering, computer engineering or computer science
  • 10+ years of experience working with ASICs
  • 10+ years of experience in scan insertion and DFT setup, integration and validation

PREFERRED SKILLS AND EXPERIENCE:

  • Leadership experience driving SOC DFT execution from concept through tapeout and product deployment
  • RTL experience to understand, trace and debug RTL connectivity issues as they pertain to DFT
  • Ability to solve complex problems including clock domain crossings and power optimization
  • Experience with UPF (Unified Power Format), formal verification, and DRC rule checking experience
  • Familiar with advanced silicon process and technology nodes for high speed and low power consumption
  • Strong implementation or integration of design blocks using Verilog/SystemVerilog
  • Experience working with ATE testers and test teams

ADDITIONAL REQUIREMENTS:

  • Ability to work extended hours and weekends as needed to meet critical milestones   

COMPENSATION AND BENEFITS:

Pay range:    
Physical Design Engineer/Principal: $210,000.00 - $295,000.00/per year    
Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.

ITAR REQUIREMENTS:

  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.  

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to [email protected]

Top Skills

Atpg Tools
C+
Perl
Python
Rtl
Scan Insertion
Siemens Tessent
Systemverilog
Tcl
Verilog

Similar Jobs

2 Hours Ago
Easy Apply
Remote or Hybrid
California, USA
Easy Apply
140K-200K Annually
Senior level
140K-200K Annually
Senior level
Cloud • Information Technology • Security • Software • Cybersecurity
The Account Executive will build relationships with stakeholders, create account strategies, collaborate with teams, and act as an advisor to clients in the healthcare sector, concentrating on Zscaler's cloud security solutions.
Top Skills: AICloud Security
2 Hours Ago
In-Office
San Jose, CA, USA
107K-241K Annually
Senior level
107K-241K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The AI & Digital Transformation Lead will drive AI initiatives, enhance operational efficiency, and measure business impacts in Micron's Cloud Memory Business Unit.
Top Skills: AIAnalyticsAutomationGenaiProject Management Tools
2 Hours Ago
In-Office
San Jose, CA, USA
140K-298K Annually
Expert/Leader
140K-298K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
As a Principal Design Engineer, you will lead the design and analysis of mixed-signal circuits for memory technologies, engaging in simulations, layouts, and verifications.
Top Skills: CadenceSpiceUnixVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account