Renesas Electronics Logo

Renesas Electronics

Principal EDA Engineer

Posted Yesterday
Be an Early Applicant
Hybrid
San Jose, CA, USA
Senior level
Hybrid
San Jose, CA, USA
Senior level
Provides technical leadership for global semiconductor EDA/CAD compute and design-data-management environments. Owns Perforce Helix and IPLM methodologies, project and workspace configuration, Linux-based engineering infrastructure, automation, legacy-data migration, documentation, training, and expert support. Develops Python and shell utilities, improves CAD workflow scalability, and partners with engineering and IT teams on infrastructure strategy, standardization, and adoption across analog and digital semiconductor design projects.
The summary above was generated by AI
Job Description

Role Summary:

We are seeking an experienced Principal EDA/CAD Engineer to provide technical leadership for Renesas’ global engineering compute and design-data-management environment.

The role combines hands-on CAD engineering with responsibility for compute infrastructure, Perforce/IPLM-based design data management, project/workspace methodologies, automation, documentation, training and engineering support.

The successful candidate will work closely with engineering, CAD and infrastructure teams to develop scalable solutions for managing semiconductor design environments and design data across globally distributed engineering teams.

 

Key Responsibilities:

Compute Infrastructure & Engineering Environments

  • Provide technical leadership for engineering compute infrastructure and CAD environments.
  • Support the development and evolution of globally consistent Linux-based engineering environments.
  • Define requirements for compute, storage and supporting engineering infrastructure.
  • Work with IT/IS and engineering teams to ensure infrastructure meets semiconductor design requirements.
  • Support migration and consolidation of legacy engineering environments.
  • Troubleshoot complex infrastructure and engineering-environment issues.

Perforce & IPLM

  • Provide technical ownership and expertise for Perforce Helix and IPLM-based design-data-management methodologies.
  • Support Perforce/IPLM integration with EDA tools and engineering environments.
  • Develop methodologies for IP creation, versioning, release, reuse and lifecycle management.
  • Develop scalable approaches for managing both analog and digital design data.
  • Define data-management best practices and help engineering projects adopt them.

Project & Workspace Management

  • Develop and support standardized project and workspace environments.
  • Support project configuration, EDA tool configuration, environment variables and Cadence setup.
  • Create reusable methodologies for project creation and onboarding.
  • Improve consistency between engineering projects while allowing appropriate project-specific configuration.

Automation & Scripting

  • Develop automation for engineering environment and data-management workflows.
  • Create and maintain Python and shell-based utilities.
  • Reduce manual project setup and administration through automation.
  • Improve the reliability, maintainability and scalability of CAD infrastructure processes.

Legacy Data & Environment Migration

  • Develop methodologies for migrating engineering data from legacy infrastructures.
  • Support transitions from existing data-management platforms to strategic solutions based around Perforce/IPLM.
  • Assist engineering teams moving projects, design data and methodologies between environments.
  • Maintain appropriate support for legacy environments during transition.

Documentation, Training & User Adoption

  • Develop and maintain technical documentation, user guides and engineering best practices.
  • Create and deliver training for engineering compute and design-data-management environments.
  • Support onboarding of projects and engineering teams.
  • Provide expert-level escalation support for complex CAD and data-management issues.
  • Capture specialist knowledge in maintainable documentation and repeatable processes.

Technical Strategy

  • Contribute to the roadmap for engineering compute and design-data-management infrastructure.
  • Evaluate new technologies and methodologies for engineering data management.
  • Work across CAD, engineering and IS organizations to establish sustainable ownership boundaries.
  • Help move engineering environments toward standardized, scalable and globally supportable solutions.

 

Qualifications

Required Skills & Experience:

  • Significant experience in EDA/CAD engineering, semiconductor design infrastructure or engineering compute environments.
  • Strong Linux/Unix knowledge.
  • Strong understanding of engineering compute, storage and data-management environments.
  • Experience with Perforce Helix (P4) or comparable enterprise version-control/data-management technologies.
  • Methodics IPLM or equivalent IP lifecycle-management experience.
  • Experience with semiconductor EDA workflows.
  • Strong Python and/or shell scripting skills.
  • Experience supporting complex engineering project environments.
  • Excellent troubleshooting and root-cause-analysis skills.
  • Ability to work effectively across engineering and IT/infrastructure organizations.
  • Strong documentation and technical communication skills.

Highly Desirable:

  • Perforce administration and architecture experience.
  • Cadence/Virtuoso knowledge.
  • Understanding of analog and digital semiconductor development flows.
  • Experience migrating from DesignSync/Synchronicity, Cliosoft/SOS or other legacy DM platforms.
  • Experience with large-scale Linux compute environments.
  • Experience developing CAD methodology and engineering automation.
  • Experience delivering technical training to engineering teams.

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

One Month Ago
In-Office or Remote
2 Locations
232K-368K Annually
Expert/Leader
232K-368K Annually
Expert/Leader
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead research, architecture, and production development of hardware formal verification tools enhanced by agentic AI. Build formal verification algorithms, multi-agent systems, solver orchestration, RTL analysis, automated SystemVerilog Assertion generation, and high-performance C/C++ implementations for commercial EDA suites. The role requires deep expertise in formal methods, hardware verification, AI frameworks, RTL languages, and 15+ years developing advanced EDA tools.
Top Skills: Abstract InterpretationAutogenBddsBounded Model CheckingCC++C++17C++20CrewaiEdaEquivalence CheckingGraph Neural NetworksLangchainLarge Language ModelsModel CheckingPdr/Ic3Reinforcement LearningRtlSat/Smt SolversSystemverilogSystemverilog AssertionsTheorem ProvingVerilogVhdl
One Month Ago
In-Office
San Jose, CA, USA
248K-248K Annually
Expert/Leader
248K-248K Annually
Expert/Leader
Semiconductor • Manufacturing
Lead EDA methodology and infrastructure for RTL-to-GDSII flows, tool deployment, compute and cloud integration, and GenAI-driven automation. Build and mentor CAD/EDA teams, standardize processes, evaluate vendors, and mitigate risks to accelerate semiconductor design and time-to-market.
Top Skills: Ai/Ml-Driven FlowsCloud IntegrationCloud-Native SolutionsCompute FarmsEdaGenaiLicense ServersPlace & RouteRtl DesignRtl-To-GdsiiSign-Off FlowsSynthesisTiming AnalysisVerification
2 Months Ago
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
154K-286K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Design and build scalable EDA flows and AI/LLM-driven automation for 3DIC, interposer, and RDL systems. Implement flow-generation, debugging assistants, root-cause analysis, and platform integration using C++, Tcl, Python, and Java. Collaborate with engineering teams to validate flows, automate constraint-driven designs, and address large-scale, high bump-count and multi-region routing challenges to deliver production-quality solutions.
Top Skills: 3DicAIC++DrcEdaInnovusInterposerJavaLlmPythonRdlSignal IntegrityTclTiming

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account