Lead the floor-planning and physical design processes, collaborating with multiple teams on design methodologies, performing power and timing analysis, and ensuring layout verification to meet project milestones.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Lead floor-planning process with emphasis on placement, routing optimization, PDN planning, distribution, and TSV placement. Execute APR layout to ensure efficient component placement and routing. Optimize design rules for cost, performance, and functionality. Collaborate with Architecture, Process Integration, CAD, Probe, and Assembly teams to define and implement design methodologies and flows. Conduct timing analysis and power analysis to meet performance and reliability requirements. Analyze power networks to identify and mitigate IR drop and electromigration issues. Perform layout verification tasks including LVS, DRC, and Antenna checks. Conduct quality checks and maintain documentation. Demonstrate leadership in planning, area/time estimation, scheduling, delegation, and execution to meet project milestones. Verify power networks using TOTEM at post-layout for compliance with design specifications and reliability standards. Lead reticle experiments and manage tape-out revisions. Participate in design reviews and provide feedback to improve design quality. Debug and resolve physical design issues in collaboration with engineering teams. Provide experienced technical knowledge to advance innovative solutions. Advise senior management on significant technical issues.
Employer will accept a Bachelor's degree in Electrical Engineering, Electronic Engineering, or related field, followed by 8 years of progressive, post-baccalaureate experience in job offered or in an Engineering-related occupation.
Position requires:
1. CMOS process experience in analog layout fundamentals, including Matching, Electro-migration, Latch-up, coupling, cross-talk, IR-drop, active and passive parasitic devices;
2. Layout skills using Cadence Virtuoso and Cadence Virtuoso XL;
3. Layout methodology from initial chip plan to tapeout;
4. Calibre layout verification tools;
5. ASIC style design flows, including floorplanning, synthesis, place/route, layout verification, static timing analysis, formal/layout verification - flows/processes;
6. Cadence layout tools, including Innovus or Tempus or Synopsys, including ICC2 or PrimeTime;
7. PDN design and evaluation using tools, including TOTEM, RedHawk, or BSEE.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Lead floor-planning process with emphasis on placement, routing optimization, PDN planning, distribution, and TSV placement. Execute APR layout to ensure efficient component placement and routing. Optimize design rules for cost, performance, and functionality. Collaborate with Architecture, Process Integration, CAD, Probe, and Assembly teams to define and implement design methodologies and flows. Conduct timing analysis and power analysis to meet performance and reliability requirements. Analyze power networks to identify and mitigate IR drop and electromigration issues. Perform layout verification tasks including LVS, DRC, and Antenna checks. Conduct quality checks and maintain documentation. Demonstrate leadership in planning, area/time estimation, scheduling, delegation, and execution to meet project milestones. Verify power networks using TOTEM at post-layout for compliance with design specifications and reliability standards. Lead reticle experiments and manage tape-out revisions. Participate in design reviews and provide feedback to improve design quality. Debug and resolve physical design issues in collaboration with engineering teams. Provide experienced technical knowledge to advance innovative solutions. Advise senior management on significant technical issues.
Employer will accept a Bachelor's degree in Electrical Engineering, Electronic Engineering, or related field, followed by 8 years of progressive, post-baccalaureate experience in job offered or in an Engineering-related occupation.
Position requires:
1. CMOS process experience in analog layout fundamentals, including Matching, Electro-migration, Latch-up, coupling, cross-talk, IR-drop, active and passive parasitic devices;
2. Layout skills using Cadence Virtuoso and Cadence Virtuoso XL;
3. Layout methodology from initial chip plan to tapeout;
4. Calibre layout verification tools;
5. ASIC style design flows, including floorplanning, synthesis, place/route, layout verification, static timing analysis, formal/layout verification - flows/processes;
6. Cadence layout tools, including Innovus or Tempus or Synopsys, including ICC2 or PrimeTime;
7. PDN design and evaluation using tools, including TOTEM, RedHawk, or BSEE.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Top Skills
Cadence Virtuoso
Cadence Virtuoso Xl
Calibre
Cmos
Icc2
Innovus
Primetime
Redhawk
Synopsys
Tempus
Totem
Micron Technology Milpitas, California, USA Office
540 Alder Dr, Milpitas, CA, United States, 95035
Similar Jobs at Micron Technology
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Define and manage verification architecture for HBM technology, lead verification initiatives, mentor engineers, and establish verification standards. Advise on technical direction and ensure alignment with customer requirements.
Top Skills:
FastspiceRegister-Transfer Level (Rtl) DesignVerification MethodologyVerilog
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Collaborate with design and technology teams to develop HBM design and product roadmaps, addressing challenges related to performance, reliability, and manufacturability. Mentor and contribute to technical reviews within HBM organization.
Top Skills:
Design And Packaging RoadmapsHbm TechnologySemiconductor Manufacturing
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The role involves architecting hardware emulation capabilities for HBM products, requiring collaboration on design, verification, and firmware to enhance pre-silicon validation.
Top Skills:
Emulation PlatformsFirmwareRtl DesignSoc Architecture
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
