Broadcom Logo

Broadcom

Principal Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
The Logic Design Engineer will design and verify high-performance Ethernet switch ASICs, including RTL implementation, verification, and debug analysis, while collaborating with the program lifecycle.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom Core Switching Group(CSG) is seeking a Logic Design Engineer focused on Packet Processing for our high performance Ethernet switch chip. In this position, you would be joining an innovative team that designs and builds the hardware, software and networking technologies that power the infrastructure of the leading data centers in the world.
The Core Switch Group (CSG) at Broadcom focused on developing high-performance Ethernet switch silicon and software, primarily targeting hyperscale data centers, cloud providers, and enterprise networks. Our group is recognized as an industry leader in merchant silicon, enabling massive network bandwidth for AI infrastructure and cloud applications
Our organization works on all levels of ASIC development, spanning high-level architecture, to RTL design and verification and volume manufacturing. We are looking for a motivated and astute individual to join our team as a Logic Design Engineer.
As a Logic Design Engineer you will use your knowledge of specifications, mathematics, and computation to write efficient and elegant RTL for implementing components of complex networking ASICs.
This role requires participation through the full program lifecycle: developing micro-architecture specifications, RTL implementation, unit verification, timing convergence, ECO implementation, debug analysis and reviews.
Qualifications
The ideal candidate should exhibit the following behavioral traits:
  . Thoughtful and perceptive analytical ability.
  . A genuine curiosity for understanding the complete system.
  . Dedicated to creative problem solving.
  . Ability to work independently and at various levels of abstraction.
  . Committed to getting things done and executing to plan
Minimum Qualifications:
  . B.S. in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  . B.S. with 8 years of experience, or M.S. with 6 years of experience in digital design on multiple networking ASICs.
  . 4+ years of experience in Verilog based RTL design or verification, in deep submicron technologies.
  . Familiarity with Ethernet and other networking protocols.
Preferred Qualifications:
  . Extensive experience with Ethernet, TCP/IP, MPLS, tunneling and other networking protocols.
  . Extensive experience with packet processing architectures packet parsing, ACLs, metering, policing, etc.
  . Experience achieving timing closure on high performance ASICs, in deep submicron technologies.
  . Experience with low power design techniques, power estimation methods, clock domain crossing techniques.
  . Experience with scripting languages, such as Python or Perl.
 

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,300 - $226,000

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

2 Days Ago
In-Office
175K-309K Annually
Senior level
175K-309K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Principal Engineer leads signal integrity and power integrity analysis, shaping system-level decisions for next-gen HBM architecture and standards.
Top Skills: AnsysCadenceKeysightPythonSynopsysTcl
2 Days Ago
Hybrid
Concord, CA, USA
159K-305K Annually
Senior level
159K-305K Annually
Senior level
Fintech • Financial Services
Lead architectural strategies for AI-enabled SaaS solutions, advising senior leadership and establishing best practices across multiple platforms to enhance security and governance.
Top Skills: AISaaS
3 Days Ago
In-Office
San Jose, CA, USA
216K-336K Annually
Senior level
216K-336K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Principal Engineer will implement and debug ASIC prototyping flows, support SSD ASIC development, and automate validation processes while collaborating with teams.
Top Skills: Altera FpgasArc Hs CpuCadence Design SystemsLogic AnalyzerLpddr4Lpddr5OscilloscopePcie Gen5Pcie Gen6Synopsys HapsXilinx Fpgas

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account