Renesas Electronics Logo

Renesas Electronics

Principal Package Design Engineer

Posted 12 Hours Ago
Be an Early Applicant
Hybrid
San Jose, CA, USA
195K-240K Annually
Senior level
Hybrid
San Jose, CA, USA
195K-240K Annually
Senior level
Leads advanced semiconductor package architecture, design, development, qualification, and production ramp. Responsibilities include selecting packaging technologies, defining layouts and materials, guiding thermal, mechanical, electrical, and reliability analyses, developing assembly processes, managing OSAT and supplier collaboration, troubleshooting failures, optimizing yield, documenting specifications, and mentoring engineers. The role covers advanced packaging such as flip-chip, wafer-level, panel-level, 2.5D/3D, SiP, BGA, and chiplet-based solutions.
The summary above was generated by AI
Company Description

At Renesas Electronics, we are a global leader in microcontrollers, analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect.

Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production.

Responsibilities

  • Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:
    • Flip-chip, Chip Embedding
    • Wafer-level packaging (WLP/FOWLP)
    • Panel-level packaging (laminate, molding)
    • 2.5D/3D packaging
    • System-in-package (SiP)
    • Ball grid array (BGA/CSP)
  • Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements.
  • Drive package technology selection and development for new product introductions.
  • Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance.
  • Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy.
  • Perform and guide simulations and analysis related to:
    • Signal integrity / power integrity
    • Thermal performance
    • Mechanical stress / warpage
    • Design for manufacturability (DFM)
  • Develop assembly flows and process requirements for OSATs and manufacturing partners.
  • Lead package qualification activities, including DOE planning, failure analysis, and reliability testing.
  • Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp.
  • Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization.
  • Create and maintain package specifications, design rules, process documentation, and technical reports.
  • Mentor junior engineers and provide technical leadership across packaging initiatives.

Qualifications

Required

  • MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field.
  • 5+ years of experience in semiconductor packaging or advanced electronics packaging.
  • Strong knowledge of advanced packaging technologies, materials, and assembly processes.
  • Experience with package reliability testing and qualification standards.
  • Deep understanding of thermal, mechanical, and electrical interactions in package design.
  • Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains.
  • Ability to troubleshoot packaging failures and drive root cause/corrective action.
  • Strong project leadership and cross-functional communication skills.

Preferred

  • Master’s or PhD in a relevant engineering discipline.
  • Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products.
  • Hands-on experience with tools for package design and simulation such as:
    • Cadence Allegro Package Designer
    • Solid works
    • ANSYS
    • COMSOL
    • JMP / Minitab
  • Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods.
  • Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging.

Additional Information

The base salary range $195,000 - $240,000 represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity. Additional bonus opportunities are available for this role. 

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

4 Days Ago
Hybrid
San Jose, CA, USA
200K-240K Annually
Senior level
200K-240K Annually
Senior level
3D Printing
Leads advanced semiconductor package architecture, design, simulation, qualification, and production integration. Responsibilities include developing packaging solutions, selecting OSATs and suppliers, overseeing layouts and materials, analyzing electrical, thermal, and mechanical performance, developing assembly processes, managing reliability testing, resolving yield and manufacturing issues, and providing technical leadership. The role collaborates across design, manufacturing, quality, reliability, and supply chain teams while mentoring junior engineers.
Top Skills: 2.5D/3D PackagingAnsysBgaCadence Allegro Package DesignerChip EmbeddingChiplet PackagingComsolCspDesign For Manufacturability (Dfm)Die-To-Wafer BondingFlip-ChipGanHeterogeneous IntegrationIntelligent Power ModulesIpcJedecJmpMechanical Stress AnalysisMinitabMosfetOsatPanel-Level PackagingPower IntegrityPower ModulesSicSignal IntegritySolidworksSystem-In-Package (Sip)Thermal SimulationWafer-Level Packaging (Wlp/Fowlp)Wafer-To-Wafer BondingWarpage Analysis
One Month Ago
In-Office
Santa Clara, CA, USA
165K-227K Annually
Expert/Leader
165K-227K Annually
Expert/Leader
Hardware • Semiconductor • Manufacturing
Leads the specification, design, development, qualification, and production release of custom semiconductor packaging for MEMS timing products. Responsibilities include developing packaging technologies, managing design of experiments, overseeing overseas OSAT activities, prototyping and testing package designs, ensuring performance and reliability requirements, and troubleshooting package issues. The role requires expertise in semiconductor packaging, flip-chip and bumping technologies, package modeling, materials characterization, and CAD tools.
Top Skills: AutocadBumping TechnologiesCadCeramic PackagingCmosDmaFlip-ChipMemsMulti-Chip ModulesOsatQfnSubstrate-Based PackagingTgaTmaWlcsp
A Minute Ago
Easy Apply
Remote or Hybrid
US
Easy Apply
120K-340K Annually
Senior level
120K-340K Annually
Senior level
Enterprise Web • Hardware • Internet of Things • Software
Leads complex enterprise sales into pharmaceutical and biotech accounts, managing opportunities from prospecting through close, proof of concept, and expansion. Builds executive and operator relationships, develops account strategies, coordinates channel partners, forecasts pipeline, demonstrates manufacturing and laboratory software, and closes value-based deals with VP- and C-level stakeholders. Requires expertise in life sciences manufacturing or lab solutions, SaaS/PaaS, MEDDPICC, Salesforce, and AI-enabled sales productivity.
Top Skills: Ai ToolingCloud SolutionsEbrEdhrErpIotLesLimsMesPaasSaaSSalesforce

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account