Own end-to-end physical design for advanced SoCs, from RTL through GDSII and silicon delivery. Lead floorplanning, synthesis, place and route, CTS, routing, timing, power, physical verification, and signoff while meeting PPA targets. Drive methodology, automation, advanced-node implementation, team mentoring, cross-functional collaboration, EDA vendor engagement, post-silicon bring-up, yield improvement, and production ramp activities.
Role Summary
We are seeking an experienced Digital Designer for SoC Implementation / Physical Design for advanced semiconductor products. This role will own end-to-end physical design execution across complex designs, driving delivery from RTL to silicon for cutting-edge technology nodes.
The ideal candidate demonstrates deep technical expertise to implement a given design on silicon with optimized quality and meeting PPA targets.
Key Responsibilities
1. End-to-End Physical Design Ownership
- Lead Physical design execution including floorplanning, synthesis, place & route, CTS, routing, STA, PDN, PDV and signoff.
- Drive timing, power, IR/EM, and physical verification closure to achieve tapeout readiness.
- Deliver optimized PPA (Power, Performance, Area) across complex designs.
- Aligns with internal expectations of implementing designs on silicon with optimal quality, PPA, and cost efficiency
2. Team Leadership & Organization Development
- Participate in mentoring and career development.
- Role-Model execution discipline, review mechanisms, and performance tracking.
- Interface with senior leadership for status reporting, escalation, and decision-making.
3. Technical Strategy & Innovation
- Define and deploy next-generation physical design methodologies.
- Drive automation, flow optimization, and tool innovation.
- Lead adoption of advanced node technologies (5nm and beyond).
- Improve scalability, productivity, and design quality through methodology enhancements.
4. Cross-Functional & Ecosystem Engagement
- Collaborate with architecture, RTL, verification, and product teams to ensure design convergence.
- Interface with EDA vendors and IP providers for tool and flow optimization.
- Support post-silicon bring-up, yield improvement, and production ramp activities.
Core Technical Expertise
- Full RTL-to-GDSII implementation flow (Cadence and/or Synopsys tool sets)
- Floorplanning, synthesis, PNR, CTS, routing
- STA and signoff methodologies
- Physical verification (DRC/LVS/ERC)
- Advanced node implementation (≤ 16nm / 5nm)
- Low power design (UPF/CLP)
- Scripting in Python, TCL, and Perl
Required Qualifications
- Bachelor’s or Master’s in Electrical / Electronics Engineering or related field
- 10+ years of experience in ASIC / SoC physical design
- Strong knowledge of industry EDA tools (Synopsys, Cadence flows)
- Strong communication skills
Preferred Qualifications
- Experience in high-reliability SoCs
- Exposure to AI-driven design methodologies and automation
Why This Role Matters
- Own delivery of flagship SoCs at advanced nodes
- Drive innovation in physical design methodologies
- Direct impact on silicon success and product competitiveness
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692NXP Semiconductors San Jose, California, USA Office
411 E Plumeria Dr, San Jose, CA, United States, 95134
Similar Jobs
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads end-to-end physical design for advanced SoC silicon, from synthesis and floorplanning through place-and-route and RTL-to-GDS implementation. Owns clock construction, CTS, timing, physical verification, EMIR, formal equivalence, and low-power signoff. Drives methodology, flow, and tool improvements while collaborating with CAD, RTL, DFT, architecture, power, performance, and technology teams. Provides technical leadership for large-scale designs and supports production silicon tape-outs.
Top Skills:
Advanced Semiconductor Process NodesCadClock Tree SynthesisDftEmir AnalysisFloorplanningFormal EquivalenceGdsLow-Power VerificationPhysical VerificationPlace-And-RouteRtlSocSynthesisTiming Analysis
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Underwrites complex Builders’ Risk and Inland Marine policies, evaluating construction projects, exposures, coverage, pricing, valuations, loss history, and catastrophe risks. Manages broker and client relationships, develops profitable business, monitors changing project exposures, and collaborates with Claims, Actuarial, Legal, Risk Engineering, and Product teams. Analyzes portfolio performance, improves underwriting processes and tools, communicates market trends, and mentors junior underwriters.
Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Executes and optimizes enterprise email, SMS, and organic social campaigns across multiple brands. Responsibilities include audience segmentation, journey design, content development, testing, deployment, deliverability management, social listening, performance dashboards, analytics, and cross-channel optimization. The role also evaluates emerging channel technologies, recommends strategies, and collaborates with marketing, creative, analytics, agency, and brand teams.
Top Skills:
CSSFacebookHTMLInstagramLinkedInExcelMicrosoft PowerpointMonday.ComSalesforce Marketing Cloud
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
