Arm Logo

Arm

Principal Product Engineer, HPC Products

Posted 3 Days Ago
Be an Early Applicant
Hybrid
Austin, TX
250K-338K Annually
Expert/Leader
Hybrid
Austin, TX
250K-338K Annually
Expert/Leader
Leads end-to-end product engineering for advanced HPC silicon from pre-silicon readiness through bring-up, qualification, production ramp, and HVM. Owns silicon characterization, performance and power correlation, HSIO validation, manufacturing test, SLT, yield, reliability, failure analysis, and advanced packaging. Partners cross-functionally on productization requirements, risk mitigation, manufacturing readiness, and root-cause resolution. Provides technical leadership, communicates complex issues, establishes product-health metrics, and mentors engineers.
The summary above was generated by AI
Job Overview:
Arm is seeking a Principal Product Engineer to lead productization of next-generation high-performance compute (HPC) silicon from pre-silicon readiness through bring-up, qualification, production ramp and HVM. This senior technical role owns cross-functional execution across silicon characterization, performance/power correlation, High-Speed I/O (HSIO), manufacturing test/SLT, yield, reliability and advanced packaging. The successful candidate combines deep silicon expertise with strong product ownership and data-driven execution.
Responsibilities:
  • Own end-to-end Product Engineering execution for complex HPC products from product definition through HVM, driving readiness, risk mitigation and technical closure across major milestones.
  • Partner with Architecture, Design, DFT/DFX, Validation, Software, Test and Product Management to define productization requirements, silicon observability, characterization plans and manufacturing readiness.
  • Lead first-silicon bring-up and PVTF characterization, including Vmin/Fmax, voltage-frequency behavior, leakage, dynamic power, thermal behavior, silicon distributions and production guardbands.
  • Drive performance and power correlation from pre-silicon models through silicon and system measurements; translate findings into product limits, binning, fusing and optimized operating points.
  • Own HSIO productization and characterization strategy for interfaces such as PCIe/CXL, DDR/LPDDR/HBM, Ethernet/SerDes and die-to-die interconnects, including margining, BER, jitter, eye margin, training/equalization and system-level debug.
  • Drive correlation across ATE, bench, SLT and representative platforms, including interactions among silicon, PHY, package, PCB, SI/PI, power delivery, thermal conditions and firmware/software.
  • Own manufacturing test and SLT strategy across wafer sort, final test and system-level environments, balancing coverage, outgoing quality, test time and cost.
  • Drive yield learning, product limits, qualification, reliability and failure analysis from first silicon through mature HVM; partner with foundry, OSAT and manufacturing/test suppliers on root cause and corrective actions.
  • Support advanced 2.5D/3D and chiplet-based productization and establish data-driven product-health metrics for yield, performance, power, HSIO margin, quality and manufacturing stability.
  • Provide senior cross-functional technical leadership, communicate complex issues to engineering and leadership teams, and mentor engineers on Product Engineering methodologies and best practices.

Required Skills and Experience :
  • Bachelor's, Master's or Ph.D. in Electrical Engineering, Computer Engineering or a related technical discipline, with typically 12+ years of semiconductor industry experience.
  • Demonstrated experience bringing multiple complex CPU, GPU, accelerator or SoC products from pre-silicon through production/HVM, preferably on advanced process nodes.
  • Deep knowledge of silicon power, performance, voltage, frequency and temperature relationships; hands-on experience with PVTF, Vmin/Fmax, silicon variation and design-to-silicon correlation.
  • Strong understanding of semiconductor manufacturing flow, DFT/DFX, wafer sort, final test, SLT, qualification, binning, fusing, guardbanding and HVM yield optimization.
  • Working knowledge of HSIO productization, characterization and debug, with experience in one or more of PCIe/CXL, DDR/LPDDR/HBM, Ethernet/SerDes or die-to-die interfaces.
  • Ability to analyze large silicon datasets and drive structured root-cause decisions; experience with analytics/scripting tools such as JMP, Silicon.da/Optimal+ or equivalent is valuable.
  • Proven ability to lead complex cross-functional technical programs without direct organizational authority, with strong communication and problem-solving skills.

"Nice To Have" Skills and Experience :
  • Direct experience with HPC, server-class CPUs, GPUs or AI/ML accelerators, particularly high-core-count/high-power products.
  • Experience with 2.5D/3DIC, chiplet architectures, advanced packaging, power delivery and thermal constraints.
  • Hands-on HSIO margining/system debug and experience establishing HSIO production screens and SLT coverage.
  • Experience with system-level performance, power, thermal and HSIO correlation, telemetry/on-die sensors, and automated product-health analytics.

Leadership Attributes
Product ownership Execution discipline Data-driven decision making | Customer and product focus | Continuous improvement
Please note that no relocation package is available for this role.
#li-rj1
Salary Range:
$249,900-$338,100 per year
We value people as individuals and our dedication is to reward people competitively and equitably for the work they do and the skills and experience they bring to Arm. Salary is only one component of Arm's offering. The total reward package will be shared with candidates during the recruitment and selection process.
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email [email protected] . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team's needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Arm San Jose, California, USA Office

150 Rose Orchard Way, San Jose, CA, United States, 95134

Similar Jobs at Arm

3 Days Ago
Hybrid
250K-338K Annually
Expert/Leader
250K-338K Annually
Expert/Leader
Artificial Intelligence • Internet of Things • Semiconductor
Lead system-level product engineering for SoC/CPU/GPU silicon from pre-silicon readiness through post-silicon bring-up. Own manufacturability and SLT manufacturing flow, drive yield improvement, characterization, system-level qualification, failure debug, VF margin validation, and cross-functional coordination with design, packaging, validation, test, software, and partners.
Top Skills: AteDdrJmpOptimal+PcieSilicon.DaUcie
2 Days Ago
Hybrid
162K-219K Annually
Senior level
162K-219K Annually
Senior level
Artificial Intelligence • Internet of Things • Semiconductor
Own end-to-end technical delivery for Arm’s engineering platforms, including requirements, planning, implementation, production support, and on-call incident response. Develop and maintain CI/CD, build, testing, cloud, containerization, infrastructure-as-code, and clustered computing solutions. Improve developer experience through automation, self-service infrastructure, and efficient engineering workflows.
Top Skills: Ai-Assisted ToolsAnsibleArgocdAWSAzureCC++Ci/CdCloud ComputingCloudbees CiClustered ComputingDockerDockerGoGoogle Cloud PlatformGroovyHelmJavaJenkinsKubernetesKubernetesLinuxMicroservicesPuppetPythonSaaSTerraformTerraformVirtualization
3 Days Ago
Hybrid
177K-240K Annually
Mid level
177K-240K Annually
Mid level
Artificial Intelligence • Internet of Things • Semiconductor
Lead cross-functional engineering teams to plan, schedule, track, and deliver System IP and SoC-related products (CPU, GPU, MMU, GIC, PHY, interconnect). Manage resources, budgets, risks, changes, and dependencies; communicate with product and technical leads; ensure on-spec, high-quality, and timely delivery across the hardware/Soft IP development lifecycle.
Top Skills: CpuDmcGicGpuInterconnectIp DevelopmentIterativeMicroelectronicsMmuPhySocSoft IpWaterfall

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account