Delos Data Logo

Delos Data

Signal and Power Integrity Engineer

Posted 8 Days Ago
Be an Early Applicant
Hybrid
Palo Alto, CA, USA
180K-240K Annually
Expert/Leader
Hybrid
Palo Alto, CA, USA
180K-240K Annually
Expert/Leader
Lead modeling, simulation, and validation of high-speed and high-current electrical performance across multi-die packages and system interconnects. Perform SI/PI simulations, PDN modeling, build behavioral/S-parameter models, guide layout teams, run VNA/TDR/oscilloscope bring-up tests, correlate hardware with simulation, and evaluate emerging interconnect and SI/PI methodologies.
The summary above was generated by AI

Who We Are

We are a stealth‑mode startup building foundational technology to address performance, scalability, and resiliency challenges in large‑scale AI data center clusters. We are backed by top‑tier VC firms and notable angel investors. The company is led by experienced builders and operators who have founded companies, taken them to scale, and exited successfully. We work with a strong sense of unity and shared responsibility, and we expect trust, integrity, and respect in how we collaborate and make decisions. We hold ourselves accountable to one another and to the quality of the work we deliver. Headquartered in Silicon Valley, we operate across a mix of remote and on‑site locations in the U.S. and Canada. We aim to create an environment where people are treated fairly, supported in their growth, and are empowered to do meaningful work alongside others who take the craft seriously.

Some Recent Press: https://www.eetimes.com/startup-boosts-scale-up-to-1000-gpus-in-a-single-domain/

What We Need

A Principal SI/PI Engineer responsible for modeling, simulating, and validating high‑speed and high-power electrical performance across advanced multi‑die packages and system interconnects. This role ensures signal fidelity, robust power delivery, and strong correlation between simulation and hardware for next‑generation AI compute systems.

Key Responsibilities

  • Perform pre‑ and post‑layout SI simulations (eye diagrams, crosstalk, insertion/return loss) for UCIe, D2D, SerDes, and Ethernet links.

  • Model PDNs for low‑voltage, high‑current rails; run AC/DC, impedance, and IR‑drop simulations; come up with decoupling cap selection.

  • Build and validate S‑parameter, IBIS‑AMI, and behavioral models for packages, PCBs, sockets and cables.

  • Guide PCB/package layout teams on stack‑ups, routing constraints, return‑path continuity, and decoupling strategy.

  • Conduct bring‑up, VNA/TDR measurements, oscilloscope validation, and correlate hardware results with simulations.

  • Collaborate with IC design, packaging, and board teams to define electrical requirements and debug issues.

  • Evaluate new SI/PI methodologies, materials, and tools for next‑generation architectures.

  • Evaluate emerging interconnect technologies such as CPC, CPO, and establish electrical-optical-electrical end-to-end simulation and validation methodologies.

Required Skills & Qualifications

  • B.S./M.S. in Electrical Engineering or related field.

  • Deep understanding of EM theory, transmission lines, and high‑speed signaling.

  • Expertise with SI/PI tools (Keysight ADS, Ansys HFSS, Cadence Sigrity/PowerSI).

  • Experience with UCIe, D2D, SerDes, or Ethernet interfaces.

  • Knowledge of PCB materials, stack‑ups, and constraint‑driven design.

  • Hands‑on experience with VNA, TDR, oscilloscopes.

  • Python/Matlab scripting for automation is a plus.

Compensation

Target base salary for this role is $180,000–$240,000 per year + meaningful equity + benefits + 401k. Our salary ranges are determined by role, level, experience, and location.

We are an equal opportunity employer. We value a range of perspectives and experiences and make employment decisions based on merit and business needs. We do not discriminate on the basis of legally protected characteristics.

Agency Note:

We do not accept resumes from agencies or search firms. Please do not forward candidate profiles through our careers page, email, LinkedIn messages, or directly to company employees. Any resumes submitted will be deemed the property of the company, and no fees will be paid in the event the candidate is hired.

#LI-EW1

Similar Jobs

3 Days Ago
In-Office
Santa Clara, CA, USA
151K-226K Annually
Expert/Leader
151K-226K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead SI/PI analysis and validation across silicon, package, PCB, and system levels. Perform pre/post-layout SI simulations, PDN design and transient PI analysis, lab correlation and debug, define sign-off criteria, mentor engineers, and resolve cross-domain SI/PI/timing/EMI issues for high‑speed interfaces and products.
Top Skills: Ansys HfssAnsys SiwaveCadence Sigrity (PowersiDdr4Ddr5Equivalent Extraction/Em Simulation ToolsEthernet NrzEthernet Pam4HbmKeysight AdsKeysight EmproLpddrOptimizepi)OscilloscopePcie Gen4Pcie Gen5Pcie Gen6Serdes LinksSiemens HyperlynxSystemsiTdrVna
16 Days Ago
In-Office
Santa Clara, CA, USA
178K-266K Annually
Senior level
178K-266K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead technical authority for Signal Integrity and Power Integrity, ensuring performance of customer platforms using Marvell silicon from prototype through production, involving simulation, testing, and guideline definition.
Top Skills: BertsCadence Sigrity)Eda Tools (Ansys HfssHigh-Speed NetworkingOscilloscopesPower IntegritySignal IntegrityTdrVnas
16 Days Ago
In-Office
Santa Clara, CA, USA
180K-300K Annually
Senior level
180K-300K Annually
Senior level
Cloud • Software • Analytics
Design, simulate, and characterize interconnects for high-speed Ethernet and optical systems, focusing on Signal Integrity and Power Integrity in hardware engineering.
Top Skills: Ansys HfssCadence SigrityKeysight AdsSiwave

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account