Marvell Technology Logo

Marvell Technology

Principal Silicon Validation Engineer

Reposted 7 Hours Ago
Be an Early Applicant
In-Office
Santa Clara, CA
143K-215K Annually
Senior level
In-Office
Santa Clara, CA
143K-215K Annually
Senior level
The Principal Silicon Validation Engineer is responsible for debugging and validating silicon IPs, developing firmware, and providing technical support to customers. They will lead projects and communicate product recommendations to the design and marketing teams.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Validation Engineer: Responsible for bring up, debug and characterize silicon level Marvell’s internal IPs such as High-Speed SerDes, PLL/DLL, ADC, etc. in various Marvell products. Evaluate and debug new features in PHY, develop driver firmware, collect performance data, and resolve application/production issues including SAS and PCIe products. Support internal SoC, FAE and ATE team on testing and system level debugging. Provide direct technical support to top tier customers and work with them to review designs, discuss questions and help tune performance to meet system requirement. Work includes but not limited to develop and execute bench level validation test plans, develop script to automate testing, generate appropriate test report and write application notes. Provide technical support to customers. Act as a primary technical interface between the company and customers. Qualify design activity at the customer engineering level and participate in the definition of new products and the identification of niche areas that present new opportunities for Marvell. Make new product recommendations to Design/Marketing teams at Marvell.

What You Can Expect

.

  • Responsible for bring up, debug and characterize silicon level Marvell’s internal IPs such as High-Speed SerDes, PLL/DLL, ADC, etc. in various Marvell products. 
  • Evaluate and debug new features in PHY, develop driver firmware, collect performance data, and resolve application/production issues including SAS and PCIe products. 
  • Support internal SoC, FAE and ATE team on testing and system level debugging.  Provide direct technical support to top tier customers and work with them to review designs, discuss questions and help tune performance to meet system requirement. 
  • Develop and execute bench level validation test plans, develop script to automate testing, generate appropriate test report and write application notes. 
  • Provide technical support to customers.
  • Act as a primary technical interface between the company and customers.
  • Qualify design activity at the customer engineering level and participate in the definition of new products and the identification of niche areas that present new opportunities for Marvell.
  • Strategize and communicate new product recommendations to Design/Marketing teams at Marvell.
  • Oversee and manage all aspects of projects, from conception to completion. Ensure that each project meets its individual goals and objectives.

What We're Looking For

As a Principal Silicon Validation Engineer at Marvell, you’ll be helping to deliver high bandwidth over long distances. This team performs analog validations on amplifiers that drive optical electronic devices and receivers. We also validate silicon photonics, do upper electronic measurements and support the coherent digital signal programming unit. This is a niche area at Marvell, working with cutting edge technologies used by many internal and external customers around the world.

Requirements:

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience. Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
  • Proficiency in silicon validation of mixed signal/analog/digital ICs and blocks is required.
  • Must be adept in handling lab equipment like oscilloscopes, network analyzers, etc.
  • Knowledgeable in writing simple and clear technical reports.
  • Familiar with Python Programming.
  • Expertise in Project Management to handle multiple projects simultaneously, setting deadlines and ensuring teams achieve them.
  • Proven track record of engineering leadership roles.

Expected Base Pay Range (USD)

143,200 - 214,500, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-NF1

Top Skills

Analog Ics
Digital Ics
Mixed Signal Ics
Network Analyzers
Oscilloscopes
Python
Silicon Validation
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

Yesterday
In-Office
Santa Clara, CA, USA
143K-215K Annually
Expert/Leader
143K-215K Annually
Expert/Leader
Semiconductor
The Principal Engineer will develop firmware and software for ASIC SoCs, validate high-speed interfaces, and conduct experiments while collaborating with cross-functional teams.
Top Skills: CC++ExcelFpgaLinuxPython
Yesterday
In-Office
Irvine, CA, USA
145K-214K Annually
Senior level
145K-214K Annually
Senior level
Semiconductor
The Principal Engineer leads post-silicon validation for Ethernet PHY products, develops test plans, executes tests, and collaborates on technical issues with cross-functional teams.
Top Skills: BertEthernetHigh-Speed SerdesNetwork AnalyzerPythonSpectrum Analyser)Test Equipment (Scope
Yesterday
In-Office
Santa Clara, CA, USA
143K-215K Annually
Senior level
143K-215K Annually
Senior level
Semiconductor
Responsible for validating high-speed silicon IPs, debugging, developing firmware, and providing technical support to customers. Lead validation test plans and troubleshooting effectively.
Top Skills: AdcDllHigh-Performance BertHigh-Speed SerdesPllPythonReal-Time ScopeTestersValidation Tools

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account