NVIDIA Logo

NVIDIA

Principal Solutions Architect – Semiconductor Test

Reposted 25 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
216K-345K Annually
Expert/Leader
In-Office
Santa Clara, CA, USA
216K-345K Annually
Expert/Leader
The role involves defining and leading semiconductor test strategy, guiding architectural decisions, adopting AI/ML for yield optimization, and mentoring engineers.
The summary above was generated by AI

We are seeking a Staff/Principal Solutions Architect to define and lead the technical strategy for semiconductor test. This covers wafer and package test operations from start to finish. This senior individual contributor role is central to our manufacturing and product engineering teams. You will lead the architectural vision for device testing from wafer probe to final package test. Your directive includes modernising test infrastructure, improving yield, and embedding data-driven intelligence throughout the test lifecycle. You will partner closely with development, process, product engineering, and manufacturing teams across sites to ensure our test strategy scales with increasingly complex device portfolios.

What You'll be doing:

  • Define the comprehensive test development strategy across wafer-level (probe/ATE) and package/final/qual test for new and existing product families.

  • Lead architectural trade-off decisions on test coverage, test time, cost of test, and quality escapes across the full test flow.

  • Establish architectural guidelines for the test program, Test Methods/Class structure, modularity, and reuse across ATE platforms (Advantest, Teradyne, etc.).

  • Serve as the senior liaison between build and test engineering for DFT architecture decisions — scan, BIST, JTAG, boundary scan, and embedded compression.

  • Influence SoC and IP build reviews to ensure testability, observability, and debug-ability

  • Drive adoption of AI/ML techniques for yield learning, outlier detection, predictive binning, and test time optimization.

  • Define and maintain test roadmaps aligned to device technology roadmaps and manufacturing scale targets.

  • Mentor senior and principal test engineers; cultivate technical standards and guidelines across the test organisation.

  • Engage with ATE vendors, test IP providers, and industry consortia (SEMI, JEDEC, IEEE) on emerging standards and technology directions.

What we need to see:

  • 15+ years of hands-on semiconductor test engineering experience within a fab, IDM, or OSAT environment.

  • Extensive knowledge in at least three of the following areas: ATE platform architecture, test program development, DFT methodology, yield analysis, or test data/ML analytics.

  • Skilled in leading ATE platforms such as Advantest V93000, Teradyne UltraFLEX/ETS, or similar systems.

  • Strong background in DFT architectures — scan compression, MBIST, LBIST, JTAG, and related methodologies.

  • Experience with mixed-signal, RF, or high-speed I/O test is highly valued.

  • Proficiency in test-related scripting and automation (Python, Perl, C++, or platform-native languages).

  • Proven ability to lead multi-site technical initiatives involving multi-functional teams and influence without direct authority.

  • MSEE, MSCE, MSCS, or related field (or equivalent experience).

Ways to stand out from the crowd

  • Experience applying ML/AI to yield analysis, PAT/GDBN outlier screening, or adaptive test.

  • Knowledge of test data formats (STDF, ATDF) and analytics tools (JMP, Spotfire, or custom).

  • Exposure to advanced packaging test challenges (2.5D/3D, chiplets, KGD).

  • Prior engagement with SEMI standards committees or ATE vendor co-development programs.

  • Ph.D or equivalent experience in related field

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most thoughtful and dedicated people in the world working for us. Due to unprecedented growth, our best-in-class engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 216,000 USD - 345,000 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 5, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

53 Minutes Ago
In-Office
San Jose, CA, USA
145K-246K Annually
Senior level
145K-246K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Design Engineer is responsible for designing and verifying digital circuits for memory products, collaborating with teams, and ensuring high performance and quality standards.
Top Skills: Digital CircuitsNandRtlSynthesisVerificationVerilog
An Hour Ago
Hybrid
Santa Clara, CA, USA
221K-387K Annually
Expert/Leader
221K-387K Annually
Expert/Leader
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Leads product design strategy and a 20+ person team responsible for ServiceNow’s ITSM portfolio. Drives AI-native, human-centered experiences across Incident, Problem, and Change Management; partners with Product and Engineering on strategy and roadmaps; develops design managers and individual contributors; elevates craft excellence; and leads large-scale design transformation across enterprise workflows.
Top Skills: AIAi-Native Design ToolsConversational InterfacesDesign SystemsIt Service Management (Itsm)Mobile InterfacesVoice InterfacesWeb Interfaces
5 Hours Ago
Hybrid
25-43 Hourly
Entry level
25-43 Hourly
Entry level
Artificial Intelligence • Cloud • Machine Learning • Mobile • Software • Virtual Reality • App development
Reviews Snapchat advertisements for policy, safety, and technical compliance; manages review queues against service-level and throughput targets; supports advertisers and Sales through ticketing systems; escalates questionable content; audits AI moderation models; analyzes trends and performance; collaborates with Product, Engineering, and Technical Ad Support to resolve tooling issues and improve workflows; and supports moderation initiatives, localization, and translation projects.
Top Skills: Ai ModelsJIRASalesforceZendesk

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account