TITLE: PROBING ENGINEER
FLSA STATUS: EXEMPT
REPORTS TO: MANAGER, MANUFACTURING INTEGRATION
SUMMARY:
Under the direction of the Manager of Manufacturing Integration, the Sr. Probing Engineer is responsible for the developing, sustaining, and supporting advanced electrical and magnetic testing process for TFH wafers and devices, including providing guidance to probing technicians in the event of a malfunction or tool error, assisting with setting up the new probing format for the system including debug, circuit, and meters, providing guidance on the probe card design, and reviewing, updating, and maintaining all documentation and MPI’s. This position is located in Milpitas, California.
ESSENTIAL FUNCTIONS:
- Develop, sustain, and improve processes for electrical and magnetic testing of TFH wafers and devices
- Generate and maintain complete process documentation and procedures for on-wafer precision DC current, voltage, and resistance measurements
- Monitor and ensure the accuracy and completeness of data that is uploaded to the master data base for archival and analysis
- Diagnosis problems and implement corrective actions on test systems
- Design and execute electrical/mechanical experiments to improve measurement accuracy, repeatability, and minimize testing-induced yield losses
- Develop robust production test routines following good coding practices and balance between testing throughput and data integrity
- Generate equipment requirements for capital purchase in line with the new product roadmap and bring those tools on-line accordingly
- Work with product and process development teams on test strategies and test conditions that minimize wafer probe requirements while maintaining product integrity to specifications
MINIMUM QUALIFICATIONS:
- Bachelor’s or PhD in Electrical Engineering or Physics and/or equivalent relevant experience
- Three ears of hands on probe/test experience working in either the magnetic thin film fabrication or semiconductor industries
- Strong experience in probing, voltage, resistance, and DC current design and development
- Hands’ on experience in SPC and Design of Experiments (DOE)
- Strong knowledge of probing principles, practices, and techniques
- Strong knowledge of magnetic testing of TFH wafers and devices
- Strong knowledge of electrical wiring, testing, resistance, and design
- Knowledge of magnetic recording head or HDD manufacturing
- Knowledge and technical understanding of circuit design and testing
- Knowledge and ability to use Microsoft Office applications to create spreadsheets, Word documents, and presentations
- Able to design complex experiments, analyze results, and recommend corrective action
- Able to communicate effectively, both verbally and in writing, with all levels of consultants, employees, and management
- Able to work productively and collaboratively with all levels of employees and management
- Able to comply with all safety policies and procedures
- Able to use critical thinking to resolve issues, examine trends, conduct root cause analysis, and make recommendations for process improvements
- Demonstrated analytical skills
- Demonstrated organizational and time management skills
- Demonstrated problem-solving and trouble shooting skills
- Flexible and able to prioritize
The Probing Engineer works primarily in an office environment from Monday thru Friday. The schedule may be altered from time-to-time to meet business or operational needs; may travel from building-to-building as needed. Works in a class 100 ESD sensitive wafer manufacturing facility; wears a cleanroom (bunny) suit, including hood, gloves, safety glasses, booties, and mask. May be exposed to hazardous conditions, chemicals, fumes, and/or gases during the course of work day; may be exposed to loud noise. Stands, walks, bends, and twists. Performs various fine grasping movements; operates a computer and enters information using a keyboard, operates a telephone, and other office equipment; may occasionally be required to push, pull, or lift up to 30 pounds.
The annual base salary for this full-time position is between $120,819.00-$177,675.00 + bonus target + benefits. Within the range the individual pay may differ depending on additional factors including job responsibilities, job related knowledge, skills, abilities, education, and experience. The annual base pay range shown is subject to change and may be modified periodically
*Other duties of a similar nature or level are duties that may be required, but may not be specifically listed in the job description or posting.
a { text-decoration: none; color: #464feb; } tr th, tr td { border: 1px solid #e6e6e6; } tr th { background-color: #f5f5f5; }
TDK/Headway Technologies, Inc. is an Equal Opportunity Employer. We are committed to providing equal employment opportunities to all employees and applicants and prohibit discrimination, harassment, and retaliation of any kind. Employment decisions are made without regard to race, color, ancestry, national origin, religion, creed, sex, gender, gender identity, gender expression, sexual orientation, age, physical or mental disability, medical condition, genetic information, marital status, military or veteran status, reproductive health decision-making, or any other characteristic protected by federal, state, or local law.
Applicants and employees who require a reasonable accommodation to participate in the application process or perform the essential functions of a position should contact the Headway Human Resources Department.
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

