Nokia Logo

Nokia

Process Integration Engineer

Posted 5 Days Ago
In-Office or Remote
2 Locations
Junior
In-Office or Remote
2 Locations
Junior
Troubleshoot and improve InP-based PIC wafer fabrication processes to raise yield and reliability. Perform failure analysis, review SPC charts, use MES for data collection and basic analysis, coordinate lot movements, establish inline process specs, and support process and operations teams during technology development and fab ramp-up.
The summary above was generated by AI

In the position of Process Integration Engineer, you will ensure high quality and reliability of InP-based Photonic Integrated Circuit (PIC) products through extensive experiments and data analysis.  You will have the opportunity to help bring up our new high-volume fab in San Jose, CA. You will work with various functional teams to troubleshoot and improve wafer fabrication processes and drive improvements in yield reliability 

Responsibilities

Your Key Responsibilities:

  • Troubleshoot challenging performance and yield issues in the wafer fab

    • Investigate the reason and root cause for lots being put on hold

    • Provide support for engineers with failure analysis – visual inspections, CD-SEM work, electrical IV sweeps, profilometer depth measurements, etc.

    • Use Manufacturing Engineering System (MES) software to help with integration engineering activities – collect data, perform basic data analysis, generate Power Point reports, etc.

    • Routine review of SPC charts and initial response for out-of-control events

    • Coordinate and follow movement of qual and development lots through fab, assembly, and test areas

    • Manage quality and yield of PIC wafers based on knowledge of fab processes, device physics, and the analysis of test and reliability data

    • Troubleshoot and resolve process deviations and test failures through a detailed analysis of test data and process history

    • Establish and maintain inline FAB process specifications.

    • Support Process Engineering to improve process stability and capability

    • Support Operations to improve throughput and cycle time

    • Support next-generation PIC platform development and participate in technology development, transfer, and ramp activities to meet yield, reliability and device performance goals

    • Help to assure compliance with PIC product quality system

Qualifications

Minimum Knowledge/Skills/Abilities:

  • At least 2 years of experience working in a modern semiconductor fab which places a high premium on quality.

    • Understanding of semiconductor processes and device physics

    • Understanding of statistical process control methods

    • Familiarity with or direct experience in most of the standard semiconductor process technologies required for wafer fabrication such as epitaxy, wet etching, plasma etching, metal deposition, and photolithography

    • Strong focus on quality and attention to detail

    • Eager to learn and expand skill set

    • Strong follow-up skills and problem-solving ability and drive

    • Takes ownership for tasks and projects

    • Team-player with good communication skills, verbal and written

    • Ability to organize data and keep track of several simultaneous projects and deadlines

Education Required: 

  • B.S. or higher in Electrical Engineering, Photonics, Physics, or Materials Science with at least 2 years of semiconductor fab experience.

Similar Jobs

18 Days Ago
Remote
Minnesota, USA
115K-170K Annually
Senior level
115K-170K Annually
Senior level
Semiconductor
Serve as Allegro's on-site technical liaison at foundry partners to monitor yields, lead root-cause analysis using SPC, audit process flows (BCD/Analog), support NPI transfers, manage excursions (8D), and drive continuous yield and cycle-time improvements.
Top Skills: 8D ReportsBcdEdxFibHigh VoltageJmpMinitabProcess Control Plans (Pcp)SemSpotfireStatistical Process Control (Spc)TmrWafer Fabrication/Foundry
18 Days Ago
Remote
United States
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Machine Learning • Quantum Computing
Lead development and optimization of fabrication processes for integrated photonic devices (electro-optic materials). Design experiments, own wafer lots at foundries, define metrology and failure analysis, improve yields, collaborate with internal and external photonics engineers, and implement process improvements to reduce loss and scale production.
Top Skills: AfmElectro-Optic MaterialsEllipsometryGitIntegrated PhotonicsJmpMatlabPhotoluminescencePythonRaman SpectroscopySemSimsTemThin Film Lithium NiobateXrdXrr
21 Days Ago
Remote
United States
109K-164K Annually
Senior level
109K-164K Annually
Senior level
Information Technology • Software • Quantum Computing
The Staff Process Integration Engineer will lead process development for superconducting IC fabrication, optimize production processes, and enhance reliability in collaboration with foundries.
Top Skills: CmpDiffusionEtchLithographySemiconductor Fabrication ProcessesSuperconducting Ic FabricationThin Film DepositionWet Processing

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account